173

09/850316

JC85 PET/PTO 0 1 AUG 200T

WO 00/45333

PCT/GB00/00277

_	Hedial Flocessing Blement for ase in a Hedial Hecholk
2	
3	The present invention relates to a neural processing
4	element for use in a neural network (NN). Particularly
5	but not exclusively, the invention relates to a
6	scalable implementation of a modular NN and a method of
7	training thereof. More particularly, a hardware
8	implementation of a scalable modular NN is provided.
9	
10	Artificial Neural Networks (ANNs) are parallel
11	information processing systems, whose parallelism is
12	dependent not only on the underlying
13	architecture/technology but also the algorithm and
14	sometimes on the intended application itself.
15	
16	When implementing ANNs in hardware difficulties are
17	encountered as network size increases. The underlying
18	reasons for this are silicon area, pin out
19	considerations and inter-processor communications. One
20	aspect of the invention seeks to provide a scalable ANI
21	device comprising a modular system implemented on a
22	chip which seeks to mitigate or obviate the
23	difficulties encountered as the required network size
24	on the device increases. By utilising a modular
25	approach towards implementation, it is possible to
26	adopt a partitioning strategy to overcome the usual

2

1 The basic neuron does very little computation on its own but when large numbers of neurons are used, the 2 total computation is often such that even the fastest 3 of serial computers is unable to train a network in a .4 reasonable time scale. The problem is exacerbated 6 because, the larger the network, the more training steps are required and, consequently, the amount of 7 computation required increases exponentially with 8 increasing network size. There is also the added 9 problem of inter-neuron communication, which also 10 increases with increasing network size and must be 11 taken into account when attempting to implement 12 networks on parallel systems, because this 13 communication can become a bottleneck, preventing 14 15 substantial speedups for parallel implementations. 16 When considering parallel implementation of ANNs, it is 17 18 important to consider how the system is to be parallelised. This is dependent not only on the 19 20 underlying architecture/technology but also the algorithm and sometimes on the intended application 21 itself. However, there is often more than one approach 22 23 for any particular architecture and an understanding of the consequences of partitioning strategies is of great 24 value. When using multi-processor systems, there are 25 two basic approaches to parallelising the Self-26 27 Organising Map (SOM) algorithm; either the functionality of the network can be partitioned such 28 that one processor may perform only one aspect of the 29 functionality of a neuron but performs this function 30 for a large number of neurons, or the network can be 31 32 partitioned so that a set of neurons (a set typically consists of one or more neurons) is implemented on each 33 processor in the system. 34 35

36 Partitioning functionality of the network is an

3

approach that has been used with transputer systems

1

and, normally results in an architecture known as a 2 systolic array. The basic principle of the systolic array is that the traditional single processing element 4 is replaced by an array of processing elements with 5 inputs and outputs only occurring at each end of the 6 The processing that would traditionally be 7 carried out by a single processor is then divided 8 amongst the processor array. Normally, each processor 9 would perform some of the functionality of the network 10 and that function would only be performed by that 11 processor. The array then acts as a pipeline of 12 processors, with data flowing in at one end and results 13 flowing out of the other. Unfortunately, this approach 14 is generally only appropriate for moderately sized 15 networks because the inter-processor communication 16 overheads become unmanageable very quickly and adding 17 more processors does little or nothing to alleviate the 18 problem. 19 20 When partitioning the SOM wherein one or more neurons 21 are implemented on an individual processor, the 22 communication overhead is lessened when compared to 23 24 approaches that partition functionality but can still become a bottleneck as network size increases. 25 grain parallelism is the term generally associated with 26 a number of neurons implemented on each processor 27 whereas fine grain parallelism is the term used when 28 only a single neuron is implemented on individual 29 30 processors. The communication overhead tends to become 31 more prominent as the number of neurons per processor is reduced because traditional processors are 32 implemented on separate devices and communication 33 between devices has much greater overheads than 34 communication amongst neurons on the same device. Fine 35 grain parallelism normally results in a Single 36

4

Instruction stream Multiple Data stream (SIMD) system 1 and is suited to massively parallel architectures such 2 as the Connection Machine. 3 If the implementation medium is to be in hardware such 5 as very large scale integration (VLSI) or similar, then it may be possible to increase the level of parallelism 7 to the extent of implementing each weight in parallel. However, this approach does little to improve overall 9 parallelism of the system because only part of the 10 functionality is performed at the weight level and 11 consequently, such an approach does not lead to the 12 most effective use of resources. The approach adopted 13 is fine grain parallelism with a single processing 14 element performing the functionality of a single 15 neuron. To overcome some of the inter-processor 16 communication problems it is suggested that several 17 processors be implemented on a single device with 18

19 20

Neural Network Implementations

strong short range communications.

21 22

In an attempt to overcome the limitations of general 23 purpose parallel computing platforms some researchers 24 attempted to develop specialised neural network 25 computers. Such approaches attempt to develop 26 architectures best suited to neural networks but are 27 normally based on the traditional parallel 28 architectures listed above. Modifications to these 29 basic architectural approaches have often been used in 30 an attempt to overcome some of the traditional problems 31 such as inter-processor communication. Others have 32 attempted to modify existing parallel systems such as 33 the Connection Machine to improve their usefulness as 34 neurocomputing architectures. Some have even 35 considered reconfigurable neurocomputer systems based 36

5

on Field Programmable Gate Array Technology (FPGA) but 1 most neurocomputer systems, while useful for 2 investigating the possibilities of ANNs, are normally 3 too large and expensive to be used for many 4 5 applications. 6 7 Driven mainly by the application domain researchers 8 undertook to investigate direct hardware implementation of ANNs, and as biological neural systems appear to be 9 10 analogue, there was a bias towards analogue implementation. Indeed, analogue implementation of 11 12 ANNs appears to be beneficial in some ways, e.g. very 13 little hardware is required for the memory elements of such a system. However, there are also many problems 14 with analogue implementation of ANNs because the 15 fundamental building block of such systems is the 16 capacitor. Due to the shortcomings of the capacitor, 17 18 such as its tendency to suffer from leakage, a variety 19 of schemes were developed to overcome these weaknesses. 20 Macq et al proposed an analogue approach to 21 22 implementation of the SOM based on the use of currents to represent weight values. Such an approach may -23 provide a mechanism for generating high density 24 integration due to the small number of transistors 25 required for each neuron, but this approach uses 26 27 analogue synaptic weights based on current copiers, the 28 principle component of which is the capacitor, which is 29 prone to leakage. These leakage currents continuously modify the value stored by the capacitor thereby 30 31 necessitating some form of refreshment to maintain 32 reasonable precision of weight values. The main cause of this leakage is the reverse biased junction. Their 33 34 proposed method of refreshment uses a converter to periodically refresh each synaptic weight. This is 35 achieved by reading the current memorised by each cell 36

6

using successive approximation and then writing back to 1 the cell the next upper reference current. 2 claimed that this approach allows for on chip learning. 3 However, for the gain factor to reduce with time, as 4 prescribed by Kohonen, adjustments need to be made to 5 the reset signal, and for the neighbourhood to reduce 6 with time the period of one of the timing circuit 7 clocks must be adjusted. The impression given is that 8 these changes would require manual intervention. 9 leakage current of capacitors also appears to be the 10 main factor that would restrict the maximum number of 11 memory cells in this design. 12

13 14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

29

30

31

32

33

34

35

36

A charge based approach to implementation was suggested in "A Charge-Based On-Chip Adaptation Kohonen Neural Network" which claims that such an approach would lead to low power dissipation and compact device configurations. The approach uses switched capacitor circuits to store the weights and the adaptive weight synapses used utilises parasitic capacitances between two adjacent gates of the switched capacitor circuit to determine the learning rate. This will give a fixed learning rate, which will be different for each device manufactured due to the difficulties in manufacturing such components to exactly the same parameters from device to device. Weight integrity is also a potential problem area because, as with most analogue implementations of neural networks, weight values are stored by capacitors which have difficulty maintaining the charge held, and consequently the weight value. The authors of this paper attempt to address this issue but, for weights not being updated during a cycle, they simply regarded it as a forget effect. Unfortunately, as the number of neurons on the device increases, so too does the common node parasitic capacitance. will require the size of the storage electrode of each

7

neuron to be increased as network size increases to 1 2 compensate. Perhaps the most successful analogue implementations are those which utilise a pulse stream approach. 5 has long been known that biological neural systems use 6 7 pulses to communicate between cells and simple oscillating circuits can be implemented in VLSI 8 relatively easily. Unfortunately, the problem of 9 analogue memory still overshadows such approaches. 10 The main advantage of pulse stream approaches is that 11 hardware requirements for the arithmetic units are very 12 low compared to the equivalent digital implementation; 13 in particular multipliers which can be implemented in 14 an analogue fashion using only three transistors 15 require many gates for digital systems. 16 17 The problems of implementing digital multipliers and 18 storing weight values provide two reasons that most 19 20 digital implementations of the SOM have been restricted 21 to small network sizes and are often only coprocessors rather than fully parallel implementations. The other 22 main factor that has made a significant contribution to 23 24 limiting network size is the inter-neuron communication overhead which increases exponentially with network 25 size. Consequently, most fully digital implementations 26 of the SOM require some modification to Kohonen's 27 28 original algorithm, e.g. Ienne et al suggest two alternative modifications to the SOM algorithm for 29 digital implementation. Van den Bout et al also 30 propose an all digital implementation of the SOM and 31 investigate a rapid prototyping approach towards neural 32 network hardware development. This is facilitated by 33 34 the use of Xilinx field programmable gate arrays (FPGAs) which provide a flexible platform for such 35

endeavours and speed up construction time compared to

8

VLSI development. Their approach uses stochastic 1 signals to allow pseudo-analogue computation to be 2 carried out using space efficient digital logic. Markovian learning algorithm is used to simplify that 4 suggested by Kohonen and the Manhattan distance metric 5 is used in place of Euclidean distance to simplify 6 7 distance calculations. Their approach towards the R implementation of the SOM is later reiterated when they describe their VLSI implementation, TInMann. 9 10 Saarinen et al propose a fully digital approach to the 11 implementation of Kohonen's SOM in order to create a 12 13 neural coprocessor for PC based systems. approach uses three Xilinx XC3090 FPGAs to create 16 14 15 processing elements, and RAM to store both weight and input vector values. The host computer initialises the 16 random weight values, loads up the input vector values 17 18 and sets the network parameters (i.e. network size, number of inputs, gain factor and number of training 19 steps). After the host computer has set these 20 21 parameters the coprocessor system then trains the 22 network according to the pre-specified parameters until training is complete. The architecture of the system 23 24 consists of three main elements; a distance and update 25 unit (DUU), a distance comparator unit (DCU) and an address control unit (ACU), each implemented on a 26 separate FPGA which is clearly a partitioning of the 27 28 network functionality and is not likely to be scaleable 29 due to the communication overheads. In addition, this 30 implementation does not implement the standard SOM but, a rather limited, one dimensional version. 31 32 While more obvious than many of the digital 33 34. implementation approaches used, that of Saarinen is 35 rather typical in that it partitions functionality. Most digital implementations appear to do the same, but 36

9

1 they maintain the whole system on a single device. 2 rationale behind this is that when using digital multipliers, vast resources are normally required to 3 implement them, so it is often more effective to have a 4 limited number but to make them fast. To avoid using 5 6 excessive resources for the Modular Map implementation, 7 very limited reduced instruction set computers (RISC) processors are suggested that use an alternative 8 · 9 approach to multiplication which will only require a fraction of the resources needed to implement a 10 11 traditional digital multiplier. In addition, while 12 minor modifications to Kohonen's algorithm are made, 13 its basic operation and two dimensional nature are 14 maintained. 15 16 The paper by Ruping et al presented simultaneously with the paper by Lightowler et al presents a fully digital 17 18 hardware implementation of the SOM which incorporates 19 some of the same ideas as does the Modular Map design. 20 To facilitate hardware implementation Ruping et al also 21 use Manhattan distance instead of Euclidean distance 22 and the gain factor is restricted to negative powers of 23 A system comprising 16 devices is outlined and 24 performance information is presented in terms of the 25 operating speed of the system etc. Each of their 26 devices implements 25 neurons as separate processing 27 elements and allows for network size to be increased by 28 using several devices. However, these devices only 29 contain neurons; there is no local control for the 30 neurons on a device. An external controller is required to interface with these devices and control 31 32 the actions of their constituent neurons. Consequently, these devices are not autonomous as are 33 34 Modular Maps and only lateral expansion which creates a 35 Single Instruction stream Multiple Data stream (SIMD)

architecture has been considered as an approach towards

10

1 creating larger network sizes. 2 There have also been some commercial hardware 3 4 implementations of ANNs, the number of which has been 5 steadily growing over the last few years. They generally offer a speedup of around an order of 6 7 magnitude compared to implementation on a PC alone but 8 are predominantly coprocessors rather than stand alone systems and are not normally scaleable. However, while 9 10 some of these implementations are only able to implement a single ANN paradigm, most use digital 11 signal processing (DSP) chips, transputers or standard 12 microprocessors, thereby allowing the system to be 13 14 programmable to some extent and implement a range of 15 standard ANNs. 16 The commercially available approach to implementation, 17 18 (i.e. accelerator cards) offers the slowest speedup of the main implementation approaches but can still offer 19 a significant speedup compared to simulation on 20 standard PC systems and the growing number available on 21 22 the market suggests that they are useful for a range of 23 applications. General purpose multiprocessor systems offer a further speedup but large scale systems 24 25 normally have significant communication overheads. Some researchers have attempted to modify standard 26 multiprocessor architectures to improve their 27 28 application to ANNs and have increased achievable 29 speedup by doing so but while these systems have been useful in ANN research, they are not fully scaleable 30 and require significant financial outlay. 31 The greatest speedups for ANN implementations have been achieved by 32 33 dedicated neural network chips but the problem again has been that these systems are limited to relatively 34 35 small scale systems. As an approach towards developing

scaleable neural network systems, there have been some

11

1 attempts at developing modular systems.

2

Modular Systems

4

36

There is considerable evidence to suggest that 5 biological neural systems have a modular organisation 6 at various levels. At a macroscopic level, for 7 example, it has been found that some people have no 8 connection between the left and right hemispheres of 9 the brain, which does bring with it certain problems, 10 but they are still able to function in a near to normal 11 way, which shows that each hemisphere is able to 12 function independently. However, it has also been 13 noted that, while each hemisphere is almost identical 14 physiologically, they specialise in functionality. 15 When one begins to look closer at the cerebral 16 hemisphere one finds that different functionality is 17 found at different regions, even though these regions 18 show a modular organisation and are made up of 19 geometrically defined repetitive units. Research by 20 Murre and Sturdy also supports this view of a modular 21 organisation in their attempt at a quantitative 22 analysis of the brain's connectivity. 23 It is of interest that this modularity is also seen in relation 24 to the topological maps formed in the neo-cortex, e.g. 25 somatosensory maps for different parts of the body are 26 found at different parts of the cerebral cortex and 27 similar maps for other senses such as sound (tonotopic 28 29 maps) are found in different regions again. evidence suggests that while the concept of topological 30 maps which form the basis for Kohonen's self organising 31 32 map is valid, it also suggests that the brain contains many of these maps. Consequently, it is reasonable to 33 suggest that when attempting to develop scaleable, and 34 particularly when trying to develop large scale 35

implementations of the SOM, that a modular approach

12

should be considered.

2

Researchers such as Happel and Murre have approached 3 neural network design as an evolutionary process using 4 genetic algorithms to determine network architectures. 5 Their investigations into the design of modular neural 6 networks using the CALM module are intended as a study 7 to assist with understanding of the relationship 8 between structure and functionality in the brain but 9 they present some findings that may also assist with 10 the development of information processing systems. 11 They found that the best performing network 12 architectures derived with their approach reproduced 13 characteristics of the vision system with the 14 organisation of coarse and fine processing of stimuli 15 in different pathways. They also present a range of 16 evidence that supports the belief that the brain is 17 highly organised and modular in its architecture.

18 19 20

21

22

23

24

25

26

27

28

29

30

31

32

33

34

35

36

The basic premise on which modular neural network systems are developed is that the computation performed by the network is decomposed into two or more separate modules which operate as individual entities. can such approaches improve scaleability but considerable savings can be made on the learning times required for large networks, which are often rather In addition, the generalisation abilities of large networks are often poor, whereas systems composed of several modules do not appear to suffer from this drawback. Research carried out by Jacobs et al using modules composed of Multi Layer Perceptrons (MLPs) used competition to split the input space into overlapping regions. Their work found that the modular approach had much improved training times compared to single large networks and gave better performance, especially where there were discontinuities within classes in the

1	original input space. They also found, when building
2	hierarchies of such systems, an architecture they refer
3	to as a hierarchical mixture of experts, that the
4	results yielded a probabilistic approach to decision
5	tree modelling. Others, such as Hansen and Salamon,
6	have considered ensembles of neural networks as a means
7	of improving classification. Essentially the ensemble
8	approach involves training several networks on the same
9	task to achieve a more reliable output.
LO	
Lı	A modular approach to implementation of the SOM is a
L2	valid alternative to the more traditional approaches
L3	which attempt to create single networks. Other authors
14	such as Helge Ritter have also presented research
L5	supporting a modular approach for the SOM. There also
16	appears to be a sound basis for modularity in
L7	biological systems and, while no attempt is being made
L8	to replicate biological systems, they are nevertheless
L9	the initial inspiration for artificial neural networks.
20	It is also pertinent to consider that, while Man has
21	only been attempting to develop computing systems for a
22	matter of centuries, natural evolution had produced a
23	range of biological computers long before Man was on
24	this earth. Even with the latest of modern technology,
25	Man is unable to create computers that surpass the
26	computing abilities of biological systems, so it is
27	suggested that Man should continue to learn from
28	nature.
29	
30	According to a first aspect of the present invention,
31	there is provided a neuron for use in a neural network,
32	the neuron comprising
33	an arithmetic logic unit;
34	a shifter mechanism;
35	a set of registers;
36	an input port;

```
1
           an output port; and
           control logic.
 2
 3
 4
      According to a second aspect of the present invention,
      there is provided a module controller for controlling
 5
      the operation of at least one neuron, the controller
 6
 7
      comprising
 8
           an input port;
 9
           an output port;
           a programmable read-only memory;
10
11
           an address map;
           an input buffer; and
13
           at least one handshake mechanism.
14
      According to a third aspect of the present invention,
15
16
      there is provided a neuron module, the module
17
      comprising
18
           at least one neuron; and
19
           at least one module controller.
20
21
      Preferably, the at least one neuron and the at least
      one module controller are implemented on one device.
22
      The device is typically a field programmable gate array
23
      (FPGA) device. Alternatively, the device may be a
24
25
      full-custom very large scale integration (VLSI) device,
26
      a semi-custom VLSI or an application specific
27
      integrated circuit (ASIC).
28
29
      According to a fourth aspect of the present invention
      there is provided a neural network, the network
30
31
      comprising
32
           at least two neuron modules coupled together.
33
34
      Typically, the neuron modules are coupled in a lateral
      expansion mode. Alternatively, the neuron modules may
35
36
      be coupled in a hierarchical mode. Optionally, the
```

15

1 neuron modules may be coupled in a combination of 2 lateral expansion modes and hierarchical modes. 3 In lateral expansion mode, the at least two neuron 4 modules are typically connected on a single plane. 5 Data is preferably input to the modules in the network 6 7 only once. Thus, the modules forming the network are synchronised to facilitate this. The modules are 8 9 preferably synchronised using a two-line handshake mechanism. The two-line mechanism typically has two 10 11 states. The two states typically comprise a wait state and a data ready state. The wait state typically 12 13 occurs where a sender and/or a receiver is not ready for the transfer of data from the sender to the 14 receiver or vice versa. The data ready state typically 15 occurs when both the sender and receiver are ready for 16 17 data transfer. Data transfer follows immediately the 18 data ready state occurs. 19 20 The neuron modules typically comprise at least one neuron, and at least one module controller. 21 22 Typically, the number of neurons in a module is a power 23 of two. The number of neurons in a module is 24 preferably 256. Any number of neurons may be used in a 25 module, but the number of neurons is preferably a power 26 27 of two. 28 29 A neuron typically comprises an arithmetic logic unit, a shifter mechanism, a set of registers, an input port, 30 an output port, and control logic. 31 32 The arithmetic logic unit (ALU) typically comprises an 33 adder/subtractor unit. The ALU is typically at least a 34 35 4-bit adder/subtractor unit, and preferably a 12-bit adder/subtractor unit. The adder/subtractor unit 36

16

1 typically includes a carry lookahead adder (CLA). 2 The ALU typically includes at least two flags. 3 4 flag is typically set when the result of an arithmetic operation is zero. A negative flag is typically set 5 when the result of an arithmetic operation is negative. б 7 8 The ALU typically further includes at least two registers. A first register is typically located at 9 10 one of the inputs to the ALU. A second register is typically located at the output from the ALU. 11 12 second register is typically used to store data until it is ready to be transferred eg stored. 13 14 15 The shifter mechanism typically comprises an arithmetic shifter. The arithmetic shifter is typically 16 implemented using flip-flops. The shifter mechanism is 17 preferably located in a data stream between the output 18 of the ALU and the second register of the ALU. 19 location increases the flexibility of the neuron and 20 increases the simplicity of the design. 21 22 23 The control logic typically comprises a reduced 24 instruction set computer (RISC). The instruction set typically comprises thirteen different instructions. 25 26 27 The module controller typically comprises an input 28 port, an output port, a programmable read-only memory, 29 an address map, an input buffer, and at least one handshake mechanism. 30 31 The programmable read-only memory (PROM) typically 32 33 contains the instructions for the controller and/or the subroutines for the at least one neuron. 34 35

The address map typically allows for conversion between

17

a real address and a virtual address of the at least 1 one neuron. The real address is typically the address 2 of a neuron on the device. The virtual address is 3 4 typically the address of the neuron within the network. 5 The virtual address is typically two 8-bit values 6 corresponding to X and Y co-ordinates of the neuron on 7 the single plane. 8 9 The at least one handshake mechanism typically includes a synchronisation handshake mechanism for synchronising 10 data transfer between a sender and a receiver module. 11 12 The synchronisation handshake mechanism typically 13 comprises a three-line mechanism. The three-line 14 mechanism typically has three states. The three states 15 typically comprise a wait state, a no device state and 16 a data ready state. The wait state typically occurs 17 where a sender and/or a receiver is not ready for the 18 transfer of data from the sender to the receiver or vice versa. The no device state is typically used 19 where inputs are not present. Thus, reduced input 20 vector sizes may be used. The no device state may also 21 22 be used to prevent the controller from malfunctioning 23 when an input stream(s) is temporarily lost or stopped. The data ready state typically occurs when both the 24 sender and receiver are ready for data transfer. 25 26 transfer follows immediately when the data ready state 27 occurs. The three-line mechanism typically comprises 28 two outputs from the receiver and one output from the 29 sender. The advantage of the three-line mechanism is that no other device is required to facilitate data 30 31 transmission between the sender and receiver or vice 32 versa. Thus, the transmission of data is directly from point to point. 33 34 35 According to a fifth aspect of the present invention 36 there is provided a method of training a neural

7	network, the method compilating the steps of
2	providing a network of neurons;
3	reading an input vector applied to the input of
4	the neural network;
5	calculating the distance between the input vector
6	and a reference vector for all neurons in the network;
7	finding the active neuron;
8	outputting the location of the active neuron; and
9	updating the reference vectors for all neurons in
10	a neighbourhood around the active neuron.
11	
12	A distance metric is typically used to calculate the
13	distance between the input vector and the reference
14	vector. Preferably, the Manhattan distance metric is
15	used. Alternatively, a Euclidean distance metric may
16	be used.
17	
18	Calculation of the Manhattan distance preferably uses
19	gain factor. The value of the gain factor is
20	preferably restricted to negative powers of two.
21	
22	The network of neurons typically comprises a neural
23	network. The neural network typically comprises at
24	least two neuron modules coupled together.
25	
26	Typically, the neuron modules are coupled in a lateral
27	expansion mode. Alternatively, the neuron modules may
28	be coupled in a hierarchical mode. Optionally, the
29	neuron modules may be coupled in a combination of
30	lateral expansion modes and hierarchical modes.
31	
32	In lateral expansion mode, the at least two neuron
33	modules are typically connected on a single plane.
34	Data is preferably input to the modules in the network
35	only once. Thus, the modules forming the network are
36	synchronised to facilitate this. The modules are

19

1 preferably synchronised using a two-line handshake 2 mechanism. The two-line mechanism typically has two states. The two states typically comprise a wait state 3 4 and a data ready state. The wait state typically occurs where the sender and/or the receiver is not 6 ready for the transfer of data from the sender to the 7 receiver or vice versa. The data ready state typically occurs when both the sender and receiver are ready for 8 data transfer. Data transfer follows immediately the 9 10 data ready state occurs. 11 The neuron modules typically comprise at least one 12 neuron, and at least one module controller. 13 14 15 Preferably, the at least one neuron and the at least one module controller are implemented on one device. 16 17 The device is typically a field programmable gate array (FPGA) device. Alternatively, the device may be a 18 full-custom very large scale integration (VLSI) device, 19 20 a semi-custom VLSI or an application specific integrated circuit (ASIC). 21 22 Typically, the number of neurons in a module is a power 23 of two. The number of neurons in a module is 24 25 preferably 256. Any number of neurons may be used in a module, but the number of neurons is preferably a power 26 of two. 27 28 A neuron typically comprises an arithmetic logic unit, 29 a shifter mechanism, a set of registers, an input port, 30 31 an output port, and control logic. 32 The arithmetic logic unit (ALU) typically comprises an 33 34 adder/subtractor unit. The ALU is typically at least a 4-bit adder/subtractor unit, and preferably a 12-bit 35 36 adder/subtracter unit. The adder/subtractor unit

20

typically includes a carry lookahead Adder (CLA). 1 2 3 The ALU typically includes at least two flags. A zero flag is typically set when the result of an arithmetic operation is zero. A negative flag is typically set 5 when the result of an arithmetic operation is negative. The ALU typically further includes at least two 8 9 registers. A first register is typically located at 10 one of the inputs to the ALU. A second register is typically located at the output from the ALU. 11 second register is typically used to store data until 12 it is ready to be transferred eg stored. 13 14 15 The shifter mechanism typically comprises an arithmetic shifter. The arithmetic shifter is typically 16 17 implemented using flip-flops. The shifter mechanism is preferably located in a data stream between the output 18 19 of the ALU and the second register of the ALU. This 20 location increases the flexibility of the neuron and increases the simplicity of the design. 21 22 23 The control logic typically comprises a reduced instruction set computer (RISC). The instruction set 24 25 typically comprises thirteen different instructions. 26 27 The module controller typically comprises an input 28 port, an output port, a programmable read-only memory, 29 an address map, an input buffer, and at least one handshake mechanism. 30 31 The programmable read-only memory (PROM) typically 32 33 contains the instructions for the controller and/or the subroutines for the at least one neuron. 34 35 36 The address map typically allows for conversion between

21

a real address and a virtual address of the at least 1 one neuron. The real address is typically the address 2 of a neuron on the device. The virtual address is 3 typically the address of the neuron within the network. The virtual address is typically two 8-bit values 5 corresponding to X and Y co-ordinates of the neuron on 6 the single plane. 7 8 The at least one handshake mechanism typically includes 9 a synchronisation handshake mechanism for synchronising 10 data transfer between a sender and receiver module. 11 The synchronisation handshake mechanism typically 12 comprises a three-line mechanism. The three-line 13 mechanism typically has three states. The three states 14 typically comprise a wait state, a no device state and 15 a data ready state. The wait state typically occurs 16 where the sender and/or the receiver is not ready for 17 the transfer of data from the sender to the receiver or 18 vice versa. The no device state is typically used 19 where inputs are not present. Thus, reduced input 20 21 vector sizes may be used. The no device state may also be used to prevent the controller from malfunctioning 22 when an input stream(s) is temporarily lost or stopped. 23 The data ready state typically occurs when both the 24 sender and receiver are ready for data transfer. 25 transfer follows immediately when the data ready state 26

occurs. The three-line mechanism typically comprises two outputs from the receiver and one output from the

sender. The advantage of the three-line mechanism is

29 sender. The advantage of the three-line mechanism i
30 that no other device is required to facilitate data

transmission between the sender and receiver or vice

yersa. Thus, the transmission of data is directly from

33 point to point.

34 35

27

28

WO 00/45333 PC

22

PCT/GB00/00277

1	Embodiments of the present invention shall now be
2	described, with reference to the accompanying drawings
3	in which:-
4	Fig. la is a unit circle for a Euclidean distance
5	metric;
6	Fig. 1b is a unit circle for a Manhattan distance
7	metric;
8	Fig. 2 is a graph of gain factor against training
9	time;
10	Fig. 3 is a diagram showing neighbourhood
11	function;
12	Figs 4a-c are examples used to illustrate an
13	elastic net principle;
14	Fig. 5 is a schematic diagram of a single Modular
15	Map;
16	Fig. 6 is a schematic diagram of laterally
17	combined Maps;
18	Fig. 7 is a schematic diagram of hierarchically
19	combined Maps;
20	Fig. 8 is a scatter graph showing input data
21	supplied to the network of Fig. 7;
22	Fig. 9 is a Voronoi diagram of a module in an
23	input layer I of Fig. 7;
24	Fig. 10 is a diagram of input layer activation
25	regions for a level 2 module with 8 inputs;
26	Fig. 11 is a schematic diagram of a Reduced
27	Instruction Set Computer (RISC) neuron;
28	Fig. 12 is a schematic diagram of a module
29	controller system;
30	Fig. 13 is a state diagram for a three-line
31	handshake mechanism;
32	Fig. 14 is a flowchart showing the main processes
33	involved in training a neural network;
34	Fig. 15 is a graph of activations against training
35	steps for a typical neural net;
36	Fig. 16 is a graph of training time against

	network size using 16 and 99 element reference
1	•
2	vectors; Fig. 17 is a log-linear plot of relative training
3	times for different implementation strategies for
4	
5	a fixed input vector size of 128 elements;
6	Fig. 18 is example greyscale representation of the
7	range of images for a single subject used in a
8	human face recognition application;
9	Fig. 19a is an example activation pattern created
10	by the same class of data for a modular map shown
11	in Fig. 23;
12	Fig. 19b is an example activation pattern created
13	by the same class of data for a 256 neuron self-
14	organising map (SOM);
15	Fig. 20 is a schematic diagram of a modular map
16	(configuration 1);
17	Fig. 21 is a schematic diagram of a modular map
18	(configuration 2);
19	Fig. 22 is a schematic diagram of a modular map
20	(configuration 3);
21	Fig. 23 is a schematic diagram of a modular map
22	(configuration 4);
23	Figs 24a to 24e are average time domain signals
24	for a 10kN, 20kN, 30kN, 40kN and blind ground
25	anchorage pre-stress level tests, respectively;
26	Figs 25a to 25e are average power spectrum for the
27	time domain signals in Figs 24a to 24e
28	respectively;
29	Fig. 26 is an activation map for a SOM trained
30	with the ground anchorage power spectra of Figs
31	25a to 25e;
32	Fig. 27 is a schematic diagram of a modular map
33	(configuration 5);
34	Fig. 28 is the activation map for module 0 in Fig.
35	27;
36	

PCT/GB00/00277 WO 00/45333

24

Fig. 29 is the activation map for module 1 in Fig. 1 27: 2 Fig. 30 is the activation map for module 2 in Fig. 3 27; 4 Fig. 31 is the activation map for module 3 in Fig. 5 27; and 6 7 Fig. 32 is the activation map for an output module (module 4) in Fig. 27. 8 9 As an approach to overcoming the constraints of unitary 10 artificial neural networks a modular implementation 11 strategy for the Self-Organising Map (SOM) can be used. 12 The basic building block of this system is the Modular 13 Map which is itself a parallel implementation of the 14 Kohonen's original algorithm has been maintained, 15 excepting that parameters have been quantised and the 16 Euclidean distance metric used as standard has been 17 replaced by Manhattan distance. Each module contains 18 sufficient neurons to enable it to do useful work as a 19 stand alone system. However, the Modular Map design is 20 such that many modules can be connected together to 21 create a wide variety of configurations and network 22 This modular approach results in a scaleable 23 system that meets an increased workload with an 24 increase in parallelism and thereby avoids the usually 25 extensive increases in training times associated with 26 unitary implementations. 27 28 29 Background 30 Arr important premise on which the Modular Map has been 31 developed is its ability to form topological maps of 32

33

34

35

36

the input space, a phenomenon which has been likened to the 'neuronal maps' of the brain which are found in regions of the neo-cortex associated with various senses. The formation of such topology preserving maps

25

occurs during the learning process defined for the Self Organising Map (SOM).

3

In the Modular Map implementation of the SOM the multidimensional Euclidean input space \Re^n , where \Re

6 covers the range (0, 255) and $(0 < n \le 16)$, is

7 mapped to a two dimensional output space \Re^2 (where the

8 upper limit on R is variable between 8 and 255) by way

9 of a non-linear projection of the probability density

10 function. Each neuron in the network has a reference

11 vector $m_i = [\mu_{i1}, \mu_{i2}, \dots, \mu_{in}] \in \mathbb{R}^n$ where μ_{ij} are

scalar weights, i is the neuron index and j the weight

13 index.

14

12

15 An input vector $\mathbf{x} = [\epsilon_1, \ \epsilon_2, \dots, \ \epsilon_n] \in \mathbb{R}^n$ is presented to all neurons in the network where the closest matching reference vector (codebook vector) C is determined, i.e.

$$\sum_{j=0}^{n} |\xi_j - \mu_{cj}| = \min\{\sum_{j=0}^{n} |\xi_j - \mu_{ij}|\}_{i=1}^{k}$$

21 where k = network size.

22

The neuron with minimum distance between its codebook 23 vector and the current input (i.e. greatest similarity) 24 becomes the active neuron. A variety of distance 25 metrics can be used as a measure of similarity, the 26 27 Euclidean distance being the most popular. However, it 28 should be noted that the distance metric being used here is Manhattan distance, known to many as the 29 L, metric of the family of Minkowski metrics, i.e. 30 the distance between two points a and b is 31

32

33
$$L_p = (|a-b|^p + |a-b|^p)^{1/p}$$

34

Clearly, Euclidean distance would be the L₂ metric under Minkowski's scheme. An idea of these two

26

distance functions can be gained by plotting the unit 1 circle for both metrics. Fig la shows the unit circle 2 for the Euclidean metric, and Fig. 1b shows the unit 3 circle for the Manhattan metric. 4 5 6 The Manhattan distance metric is both simple to implement and a reasonable alternative to the Euclidean 7 distance metric which is rather expensive to implement 8 in terms of hardware due to the need to calculate 9 squares of the distances involved. 10 11 After the active neuron has been identified reference 12 vectors are updated to bring them closer to the current 13 input vector. The amount by which codebook vectors are 14 changed is determined by their distance from the input, 15 and the current gain factor $\alpha(t)$. If neurons are 16 within the neighbourhood of the active neuron then 17 their reference vectors are updated, otherwise no 18 19 changes are made. 20 21 $m_i(t+1) = m_i(t) + \alpha(t)[x(t) - m_i(t)]$ if $i \in N_c(t)$ 22 23 and 24 25 $m_i(t+1) = m_i(t)$ if $i \notin N_c(t)$ 26 27 28 29 where $N_c(t)$ is the current neighbourhood and t = 0, 1, 30 2.... 31 Both the gain factor and neighbourhood size decrease 32 with time from their original start-up values 33 throughout the training process. Due to implementation 34 considerations these parameters are constrained to a 35

range of discreet values rather than the continuum

27

suggested by Kohonen. However, the algorithms chosen 1 2 to calculate values for gain and neighbourhood size facilitate convergence of codebook vectors in line with 3 Kohonen's original algorithm. 4 5 The gain factor $\alpha(t)$ being used by the Modular Map is 6 restricted to negative powers of two to simplify 7 implementation. Fig. 2 is a graph of gain factor $\alpha(t)$ 8 against training time when the gain factor $\alpha(t)$ is 9 restricted to negative powers of two. By restricting 10 the gain factor $\alpha(t)$ in this way it is possible to use 11 a bit shift operation for multiplication rather than 12 requiring an additional hardware multiplier which would 13 clearly require more hardware and increase the 14 complexity of the implementation. This approach does 15 16 not unduly affect the performance of the algorithm and is suitable for simplifying hardware requirements. 17 18 A square, step function neighbourhood, one of several 19 approaches suggested by Kohonen, could be defined by 20 the Manhattan distance metric. This approach to 21 defining the neighbourhood has the effect of rotating 22 the square through 45 degrees and can be used by 23 individual neurons to determine if they are in the 24 current neighbourhood when given the index of the 25 active neuron (see Fig. 3). Fig. 3 is a diagram 26 27 showing the neighbourhood function when a square, step function neighbourhood is used. When all these 28 parameters are combined to form the Modular Map it has 29 the same characteristics as the self-organising map and 30 gives comparable results when evaluated. The 31 32 architecture of the Modular Map was also designed to 33 allow for expansion by combining many such modules together to create larger maps while avoiding the usual 34 communications bottleneck and maintaining 35 self-organising map behaviour. 36

28

1 Stand Alone Maps 2 3 If, for visualisation purposes, a simplified case of 4 the Modular Map is considered where only three 5 dimensions are used as inputs, then a single map would be able to represent an input space enclosed by a cube 6 7 and each dimension would have a possible range of 8 values between 0 and 255. With only the simplest of pre-processing this cube could be placed anywhere in 9 10 the input space \Re^n where \Re covers the range $(-\infty \text{ to } +\infty)$, and the codebook vector of each neuron within the 11 module would give the position of a point somewhere 12 13 within this feature space. The implementation 14 suggested would allow each vector element to hold 15 integer values within the given scale, so there are a finite number of distinct points which can be 16 represented within the cube (i.e. 2563). Each of the 17 18 points given by the codebook vectors has an 'elastic' 19 sort of bond between itself and the point denoted by the codebook vectors of neighbouring neurons so as to 20 21 form an elastic net (Fig. 4). 22 23 Figs 4a to 4c shows a series of views of the elastic net when an input is presented to the network. 24 25 figures show the point position of reference vectors in 26 three dimensional Euclidean space along with their elastic connections. For simplicity, reference vectors 27 28 are initially positioned in the plane with z=0, the 29 gain factor $\alpha(t)$ is held constant at 0.5 and both 30 orthogonal and plan views are shown. After the input 31 has been presented, the network proceeds to update 32 reference vectors of all neurons in the current neighbourhood. In Fig. 4b, the neighbourhood function 33 has a value of three. In Fig. 4c the same input is 34 35 presented to the network for a second time and the

neighbourhood is reduced to two for this iteration.

WO 00/45333 PCT/GB00/00277...

29

Note that the reference points around the active neuron 1 become close together as if they were being pulled 2 3 towards the input by elastic bonds between them. 4 Inputs are presented to the network in the form of 5 multi-dimensional vectors denoting positions within the 6 feature space. When an input is received, all neurons 7 in the network calculate the similarity between their 8 codebook vectors and the input using the Manhattan 9 distance metric. The neuron with minimum Manhattan 10 11 distance between its codebook vector and the current input, (i.e. greatest similarity) becomes the active 12 neuron. The active neuron then proceeds to bring its 13 14 codebook vector closer to the input, thereby increasing their similarity. The extent of the change applied is 15 16 proportional to the distance involved, this proportionality being determined by the gain factor 17 $\alpha(t)$, a time dependent parameter. 18 19 20 However, not only does the active neuron update its 21 codebook vector, so too do all neurons in the current neighbourhood (i.e. neurons topographically close to 22 the active neuron on the surface of the map up to some 23 geometric distance defined by the neighbourhood 24 function) as though points closely connected by the 25 26 elastic net were being pulled towards the input by the active neuron. This sequence of events is repeated 27 28 many times throughout the learning process as the 29 training data is fed to the system. At the start of the learning process the elastic net is very flexible 30 31 due to large neighbourhoods and gain factor, but as learning continues the net stiffens up as these 32 33 parameters become smaller. This process causes neurons close together to form similar codebook values. 34 35 During this learning phase, the codebook vectors tend 36

30

1 to approximate various distributions of input vectors with some sort of regularity and the resulting order 2 always reflects properties of the probability density 3 function P(x) (ie the point density of the reference vectors becomes proportional to $[P(x)]^{1/3}$). A similar 6 effect is found in biological neural systems where the 7 number of neurons within regions of the cortex corresponding to different sensory modalities appear to 8 reflect the importance of the corresponding feature 9 set. The importance of a feature set is related 10 11 to the density of receptor cells connected to that feature as would be expected. However, there also 12 appears to be a strong relationship between the number 13 of neurons representing a feature and the statistical 14 frequency of occurrence of that feature. The scale of 15 this relationship is often loosely referred to as 16 the magnification factor. While the reference vectors 17 are tending to describe the density function of inputs, 18 local interactions between neurons tend to preserve 19 continuity on the surface of the map. A combination of 20 21 these opposing forces causes the vector distribution to 22 approximate a smooth hyper-surface in the pattern space 23 with optimal orientation and form that best imitates the overall structure of the input vector density. 24 This is done in such a way as to cause the map to 25 26 identify the dimensions of the feature space with greatest variance which should be described in the map. 27 The initial ordering of the map occurs quite quickly 28 29 and is normally achieved within the first 10% of the 30 training phase, but convergence on optimal reference vector values can take a considerable time. 31 trained network provides a non-linear projection of the 32 33 probability density function P(x) of the high-dimensional input data x onto a 2-dimensional 34 surface (i.e. the surface of neurons). 35

31

Fig. 5 is a schematic representation of a single 1 modular map. At start-up time the Modular Map needs to 2 be configured with the correct parameter values for the 3 intended arrangement. All the 8-bit weight values are loaded into the system at configuration time so that 5 the system can have either random weight values or pre-trained values at start-up. The index of all 7 individual neurons, which consist of two 8-bit values 8 for the X and Y coordinates, are also selected at 9 configuration time. The flexibility offered by 10 allowing this parameter to be set is perhaps more 11 important for situations where several modules are 12 combined, but still offers the ability to create a 13 variety of network shapes for a stand alone situation. 14 For example, a module could be configured as a one or 15 two dimensional network. In addition to providing 16 parameters for individual neurons at configuration time 17 the parameters that apply to the whole network are also 18 required (i.e. the number of training steps, the gain 19 factor and neighbourhood start values). Intermediate 20 values for the gain factor and neighbourhood size are 21 then determined by the module itself during run time 22 using standard algorithms which utilise the current 23 training step and total number of training steps 24 25 parameters. 26 After configuration is complete, the Modular Map enters 27 its operational phase and data are input 16 Bits (i.e. 28 two input vector elements) at a time. The handshake 29 system controlling data input is designed in such a way 30 as to allow for situations where only a subset of the 31 maximum possible inputs is to be used. Due to 32 tradeoffs between data input rates and flexibility the 33 option to use only a subset of the number of possible

inputs is restricted to even numbers (i.e. 14, 12, 10

etc). However, if only say 15 inputs are required then

34

35

32

the 16th input element could be held constant for all 1 2 inputs so that it does not affect the formation of the map during training. The main difference between the 3 two approaches to reducing input dimensionality is that when the system is aware that inputs are not 5 present it does not make any attempt to use their 6 7 values to calculate the distance between the current input and the codebook vectors within the network, 8 9 thereby reducing the workload on all neurons and consequently reducing propagation time of the network. 10 11 12 After all inputs have been read by the Modular Map the active neuron is determined and its X,Y coordinates are 13 output while the codebook vectors are being updated. 14 As the training process has the effect of creating a 15 topological map (such that neural activations across 16 the network have a meaningful order as though a feature 17 coordinate system were defined over the network) the 18 X,Y coordinates provide meaningful output. By feeding 19 inputs to the map after training has been completed it 20 21 is straightforward to derive an activation map which could then be used to assign labels to the outputs from 22 23 the system. 24 25 Lateral Maps 26 As many difficult tasks require large numbers of 27 neurons the Modular Map has been designed to enable the 28 creation of networks with up to 65,536 neurons on a 29 single plane by allowing lateral expansion. 30 module consists of, for example, 256 neurons and 31 consequently this is the building block size for the 32 lateral expansion of networks. Each individual neuron 33 can be configured to be at any position on a 34 35 2-dimensional array measuring up to 2562 but networks

should ideally be expanded in a regular manner so as to

33

1 create rectangular arrays. The individual neuron does in fact have two separate 2 addresses; one is fixed and refers to the neuron's 3 location on the device and is only used locally; the other, a virtual address, refers to the neuron's 5 location in the network and is set by the user at 6 7 configuration time. The virtual address is accommodated by two 8-bit values denoting the X and Y 8 coordinates; it is these coordinates that are broadcast 9 when the active neuron on a module has been identified. 10 11 When modules are connected together in a lateral 12 configuration, each module receives the same input 13 vector. To simplify the data input phase it is 14 desirable that the data be made available only once for 15 the whole configuration of modules, as though only one 16 module were present. To facilitate this all modules in 17 the configuration are synchronised so that they act as 18 19 a single entity. The mechanism used to ensure this synchronism is the data input handshake mechanism. By 20 arranging the input data bus for lateral configurations 21 to be inoperative until all modules are ready to accept 22 23 input, the modules will be synchronised. All the modules perform the same functionality simultaneously, 24 so they can remain in synchronisation once it has been 25 established, but after every cycle new data is required 26 and the synchronisation will be reinforced. 27 28 29 All modules calculate the local 'winner' by using all 30 neurons on the module to simultaneously subtract one 31 from their calculated distance value until a neuron reaches a value of zero. The first neuron to reach a 32 distance of zero is the one that initially had the 33 minimum distance value and is therefore the active 34 35 neuron for that module. The virtual coordinates of this neuron are then output from the module, but 36

34

because all modules are synchronised, the first module 1 to attempt to output data is also the module containing the 'global winner' (i.e. the active neuron for the 3 whole network). The index of the 'global winner' is then passed to all modules in the configuration. 5 a module receives this data it supplies it to all its 6 constituent neurons. Once a neuron receives this index it is then able to determine if it is in the current 8 neighbourhood in exactly the same way as if it were 9 part of a stand alone module. Some additional logic 10 external to modules is required to ensure that only the 11 index which is output from the first module to respond 12 is forwarded to the modules in the configuration (see 13 Fig. 6). In Fig. 6, logic block A accepts as inputs 14 the data ready line from each module in the network. 15 The first module to set this line contains the "global 16 winner" for the network. When the logic receives this 17 signal it is passed to the device ready input which 18 forms part of the two line handshake used by all 19 modules in lateral expansion mode. When all modules 20 have responded to the effect that they are ready to 21 accept the coordinates of the active neuron the module 22 with these coordinates is requested by logic block A to 23 send the data. When modules are connected in this 24 lateral manner they work in synchronisation, and act as 25 though they were a single module which then allows them 26 to be further combined with other modules to form 27 larger networks. 28

29 30

31

32

33

34

35

36

Once a network has been created in this way it acts as though it were a stand alone modular map and can be used in conjunction with other modules to create a wide range of network configurations. However, it should be noted that as network size increases the number of training steps also increases because the number of training steps required is proportional to the network

WO 00/45333 PCT/GB00/00277_

size which suggests that maps are best kept to a moderate size whenever possible.

Hierarchical Maps

The Modular Map system has been designed to allow expansion by connecting maps together in different ways to cater for changes in network size, and input vector size, as well as providing the flexibility to enable the creation of novel neural network configurations. This modular approach offers a mechanism that maintains an even workload among processing elements as systems are scaled up, thereby providing an effective parallelism of the Self Organising Map. To facilitate expansion in order to cater for large input vectors, modules are arranged in a hierarchical manner which also appears plausible in terms of biological systems where, for example, layers of neurons are arranged in a hierarchical fashion in the primary visual system with layers forming increasingly complex representations the further up the hierarchy they are situated.

Fig. 7 shows an example of a hierarchical network, with four modules 10, 12, 14, 16 on the input layer I. The output from each of the modules 12, 14, 16, 18 on the input layer I is connected to the input of an output module 18 on the output layer O. Each of the modules 10, 12, 14, 16, 18 has a 16 bit input data bus, and the modules 10, 12, 14, 16 on the input layer I have 24 handshake lines connected as inputs to facilitate data transfer between them, as will be described hereinafter. The output module 18 has 12 handshake lines connected as inputs, three handshake lines from each of the modules 10, 12, 14, 16 in the input layer

36

1 I. 2 As each Modular Map is limited to a maximum of 16 3 4 inputs it is necessary to provide a mechanism which will enable these maps to accept larger input vectors so they may be applied to a wide range of 6 problem domains. Larger input vectors are accommodated 7 by connecting together a number of Modular Maps in 8 a hierarchical manner and partitioning the input data 9 across modules at the base of the hierarchy. Each 10 module in the hierarchy is able to accept up to 16 11 inputs, and outputs the X,Y coordinates of the active 12 13 neuron for any given input; consequently there is a fan-in of eight modules to one which means that a 14 single layer in such a hierarchy will accept vectors 15 containing up to 128 inputs. By increasing the number 16 of layers in the hierarchy the number of inputs which 17 can be catered for also increases (i.e. Max Number of 18 19 inputs = $2*8^n$ where n = number of layers in hierarchy). From this simple equation it is apparent that very 20 large inputs can be catered for with very few layers in 21 22 the hierarchy. 23 By building hierarchical configurations of Modular Maps 24 to cater for large input vectors the system is in 26 effect parallelising the workload among many processing elements. This approach was preferred over the 27 28 alternative of using more complex neurons which would 29 be able to accept larger input vectors. There 30 are many reasons for this, not least the problems associated with implementation which, in the main, 31 dictate that hardware requirements increase with 32 increasing input vector sizes catered for. 33

34

35 Furthermore, as the input vector size increases, so too 36 does the workload on individual neurons which leads to

37

considerable increases in propagation delay through the 1 network. Hierarchical configurations keep the workload 2 on individual neurons almost constant, with an increasing workload being met by an increase in neurons used to do the work. It should be noted that there is 5 still an increase in propagation time with every layer added to the hierarchy. 8 To facilitate hierarchical configurations of modular 9 maps it is necessary to ensure that communication 10 between modules is not going to form a bottleneck 11 which could adversely affect the operating speed of the 12 13 system. To circumvent this, a bus is provided to connect the outputs from up to eight modules to the 14 input of a single module on the next layer of the 15 hierarchy (see Fig. 7). To avoid data collision and 16 provide sequence control, each Modular Map has 16 input 17 data lines plus three lines for each 16 bit input (two 18 vector elements), i.e. 24 handshake lines which 19 corresponds to a maximum of eight input devices. 20 21 Consequently, each module also has a three bit 22 handshake and 16 bit data output to facilitate the 23 interface scheme. One handshake line will be used to 24 advise the receiving module that the sender is present; 25 one line will be used to advise it that the sender is 26 ready to transmit data; and the third line will be used 27 to advise the sender that it should transmit the data. 28 After the handshake is complete the sender will then 29 30 place its data on the bus to be read by the receiver. The simplicity of this approach negates the need for 31 additional interconnect hardware and thereby keeps to a 32 minimum the communication overhead. However, the 33 limiting factor with regard to these hierarchies and 34 their speed of operation is that each stage in the 35 hierarchy cannot be processed faster than the slowest 36

38

element at that level, but there are circumstances 1 under which the modules complete their classification 2 at differing rates and thereby affect operational 3 For example, one module may be required to have greater than the 256 neurons available to a single 5 Modular Map and would be made up of several maps 6 7 connected together in a lateral type of configuration (as described above) which would slightly increase 8 the time required to determine its activations, or perhaps a module has less than its maximum number of 10 inputs thereby reducing its time to determine 11 activations. It should also be noted that under normal 12 13 circumstances (i.e. when all modules are of equal configurations) that the processing time at all layers 14 in the hierarchy will be the same as all modules are 15 carrying out equal amounts of work; this has the effect 16 17 of creating a pipelining effect such that throughput is 18 maintained constant even when propagation time through the system is dependent on the number of layers in the 19 20 hierarchy. 21 22 As each Modular Map is capable of accepting a maximum of 16 inputs and generates only a 2-dimensional output, 23 there is a dimensional compression ratio of 8:1 24 which offers a mechanism to fuse together many inputs 25 in a way that preserves the essence of the features 27 represented by those inputs with regard to the metric 28 being used. 29 An ordered network can be viewed in terms of regions of 30 activation surrounding the point positions of its 31 reference vectors, a technique sometimes referred 32 to as Voronoi sets. With this approach the whole of 33 the feature space is partitioned by hyper-planes 34 35 marking the boundaries of activation regions, which 36 contain all points from the input space that are closer

39

to the enclosed reference point than to any other point 1 in the network. These regions normally meet each other 2 in the same order as the topological arrangement 3 of neurons within the network. As with most techniques applied to artificial neural networks, this approach is 5 only suitable for visualisation in two or three 6 dimensions, but can still be used to visualise what is 7 happening within hierarchical configurations of Modular 8 Maps. The series of graphs shown in Figs 8 to 10 9 emphasise some of the processes taking place in 10 hierarchical configurations. Although a 2-D data set 11 has been used for clarity, the processes identified 12 here are also applicable to higher dimensional data. 13 14 A Modular Map containing 64 neurons configured in a 15 square with neurons equally spaced within a 2-D plane 16 measuring 2562 was trained on 2000 data points randomly 17 selected from two circular regions within the input 18 space of the same dimensions (see Fig. 8). The trained 19 network formed regions of activation as shown in the 20 Voronoi diagram of Fig. 9. From the map shown in Fig. 21 9 it is clear that the point positions of reference 22 vectors (shown as black dots) are much closer together 23 (i.e. have a higher concentration) around regions of 24 the input space with a high probability of containing 25 inputs. It is also apparent that, although a simple 26 distance metric (Manhattan distance) is being used by 27 neurons, the regions of activation can have some 28 interesting shapes. It should also be noted that the 29 formation of regions at the outskirts of the feature 30 space associated with the training data are often quite 31 large and suggest that further inputs to the trained 32 system considerably outwith the normal distribution of 33 34 ... the training data could lead to spurious neuron It was also observed that three neurons activations. 35 of the trained network had no activations at all for 36

WO 00/45333 PCT/GB00/00277_

this data, the reference vector positions of these

1

40

three neurons (marked on the Voronoi diagram of Fig. 9 2 by *) fall between the two clusters shown and act as a 3 divider between the two classes. 4 5 As an approach to identifying the processes involved in 6 7 multidimensional hierarchies, the trained network 8 detailed in Fig. 9 was used to provide several inputs to another network of the same configuration (except 9 the number of inputs) in a way that mimicked a four 10 into one hierarchy (i.e. four networks on the first 11 layer, one on the second). After the module at the 12 13 highest level in the hierarchy had been trained, it was found that the regions of activation for the original 14 input space were as shown in Fig. 10. Comparison 15 between Figs 9 and 10 shows that the same regional 16 17 shapes have been maintained exactly, except that some regions have been merged together, showing that 18 complicated non-linear regions can be generated in this 19 way without affecting the integrity of classification. 20 It can also be seen that the regions of activation 21 being merged together are normally situated where there 22 is a low probability of inputs so as to make more 23 efficient use of the resources available and provide 24 25 some form of compression. It should be noted that there is an apparent anomaly because the activation 26 regions of the three neurons of the first network, 27 which are inactive after training, have not been merged 28 together, the reason being that this region of 29 inactivity is formed naturally between the two clusters 30 during training due to the 'elastic net' effect 31 outlined earlier and is consequently unaffected by the 32 merging of regions. This combining of regions has also 33 increased the number of inactive neurons to eight for 34 the second layer network. The processes highlighted 35 apply to higher dimensional data and suggest that such 36

41

hierarchical configurations not only provide a 1 mechanism for partitioning the workload of large input 2 vectors, but can also provide a basis for data fusion 3 of a range of data types, from different sources and 4 input at different stages in the hierarchy. 5 6 When modules are connected together in a hierarchical 7 manner there is still the opportunity to partition 8 input data in various ways. The most obvious approach 9 is to simply split the original high dimensional input 10 data into vectors of 16 inputs or less, i.e. given the 11 original feature space \Re^n , n is partitioned into groups 12 of 16 or less. When data is partitioned in this way, 13 each module forms a map of its respective input domain, 14 there is no overlap of maps, and a module has no 15 interaction with other modules on its level in the 16 hierarchy. However, it is also realistic to consider 17 an approach where inputs to the system would span more 18 than one module, thereby enabling some data overlap 19 between modules. An approach of this nature can assist 20 modules in their classification by providing them with 21 some sort of context for the inputs; it is also a 22 mechanism which allows the feature space to be viewed 23 from a range of perspectives with the similarity 24 between views being determined by the extent of the 25 data overlap. Simulations have also shown that an 26 overlap of inputs (i.e. feeding some inputs to two or 27 more separate modules) can lead to an improved mapping 28 and classification. 29 30 A similar approach to partitioning could also be taken 31 to give better representation to the range of values in 32 any dimension, i.e. R could be partitioned. 33 Partitioning a single dimension of the feature space 34 across several inputs should not normally be required, 35 but if the reduced range of 256 which is available to 36

the Modular Map should prove to be too restrictive for an application, then the flexibility of the Modular Map is able to support such a partitioning approach. range of values supported by the Modular Map inputs should be sufficient to capture the essence of any single dimension of the feature space, but pre-processing is normally required to get the best out of the system.

Partitioning \Re is not as simple as partitioning n, and would require a little more pre-processing of input data, but the approach could not be said to be overly complex. However, when partitioning \Re , only one of the inputs used to represent each of the feature space dimensions will contain input stimuli for each input pattern presented to the system. Consequently, it is necessary to have a suitable mechanism to cater for this eventuality, and the possible solutions are to either set the system input to the min or max value depending on which side of the domain of this input the actual input stimuli is on, or do not use an input at all if it does not contain active input stimuli.

The design of the Modular Map is of such flexibility that inputs could be partitioned across the network system in some interesting ways, e.g. inputs could be taken directly to any level in the hierarchy. Similarly, outputs can also be taken from any module in the hierarchy, which may be useful for merging or extracting different information types. There is no compulsion to maintain symmetry within a hierarchy which could lead to some novel configurations, and consequently separate configurations could be used for specific functionality and combined with other modules and inputs to form systems with increasing complexity of functionality. It is also possible to introduce

feedback into Modular Map systems which may enable the creation of some interesting modular architectures and expand possible functionality.

6 Neural Pathways and Hybrid Networks

Various types of sensory modalities such as light, sound and smell are mapped to different parts of the brain. Within each of these modalities specific stimuli, e.g. lines or corners in the visual system, act selectively on specific populations of neurons situated in different regions of the cortex. The number of neurons within these regions reflect the importance of the corresponding feature set. The importance of a feature set is related to the density of receptor cells connected to that feature. However, there is also a strong relationship between the number of neurons representing a feature and the statistical frequency of occurrence of that feature. The scale of this relationship is often loosely referred to as the magnification factor.

While the neocortex contains a great many neurons, somewhere in the region of 10°, it only contains two broad categories of neuron; smooth neurons and spiny neurons. All the neurons with spines (pyramidal cells and spiny stellates) are excitory and all smooth neurons (smooth stellates) are inhibitory. The signals presented to neurons are also limited to two types of electrical message. The mechanisms by which these signals are generated are similar throughout the brain and the signals themselves cannot be endowed with special properties because they are stereotyped and much the same in all neurons. It seems that with such a limited range of components with stereotyped signals

44

that the connections will have an important bearing on 1 2 the capabilities of the brain. 3 4

It may be possible to facilitate dynamically changing

context dependent pathways within Modular Map systems 5

by utilising feedback and the concepts of excitory and

7 inhibitory neurons as found in nature. This prospect

exists because the interface of a Modular Map allows 8 9 for the processing of only part of the input vector,

and supports the possibility of a module being 10

disabled. The logic for such inhibitory systems would 11

be external to the modules themselves, but could 12

greatly increase the flexibility of the system. Such 13

inhibition could be utilised in several ways to 14

facilitate different functionality, e.g. either some 15

inputs or the output of a module could be inhibited. 16

17 If insufficient inputs were available a module or

indeed a whole neural pathway could be disabled for a 18

single iteration, or if the output of a module were to 19

20 be within a specific range then parts of the system

could be inhibited. Clearly, the concept of an 21

22 excitory neuron would be the inverse of the above with

parts of the system only being active under specific 23

circumstances.

24 25

6

26 When implementing ANNs in hardware difficulties are encountered as network size increases. 27 The underlying

28 reasons for this are silicon area, pin out

29 considerations and inter-processor communications. By

utilising a modular approach towards implementation, 30

the inherent partitioning strategy overcomes the usual 31

limitations on scaleability. Only a small number of 32

33 neurons are required for a single module and separate

34 modules are implemented on separate devices.

35

36 The Modular Map design is fully digital and uses a fine

45

grain implementation approach, i.e. each neuron is 1 implemented as a separate processing element. 2 these processing elements is effectively a simple 3 Reduced Instruction Set Computer (RISC) with limited 4 capabilities, but sufficient to perform the 5 functionality of a neuron. The simplicity of these 6 neurons has been promoted by applying modifications to 7 Kohonen's original algorithm. These modifications have 8 also helped to minimise the hardware resources required 9 to implement the Modular Map design. 10 11 12 Background Essentially the Self-Organising Map (SOM) consists of a two dimensional array of neurons connected together by

13

14 15 strong lateral connections. Each neuron has its own 16 reference vector which input vectors are measured 17 against. When an input vector is presented to the 18 network, it is passed to all neurons constituting the 19 network. All neurons then proceed to measure the 20 similarity between the current input vector and their 21 22 local reference vectors. This similarity is assessed by calculating the distance between the input vector 23 and the reference vector, generally using the Euclidean 24 25 distance metric. In the Modular Map implementation Euclidean distance is replaced by Manhattan distance 26 because Manhattan distance can be determined using only 27 28 an adder/subtractor unit whereas calculations of Euclidean distances require determination of the 29 squares of differences involved and would therefore 30 require a multiplier unit which would use considerably 31 greater hardware resources. 32

33 34

35

36

There are a range of techniques that could be utilised to perform the multiplication operations required to calculate Euclidean distance. These include multiple

46

addition operations, which would introduce unacceptable 1 time delays, or traditional multiplier units such as a 2 Braun's multiplier, but compared to an adder/subtractor 3 unit the resource requirements would be significantly 4 increased. There would also be an increase in the time 5 required to obtain the result of a multiplication 6 operation compared to the addition/subtraction required 7 to calculate Manhattan distance. Furthermore, when 8 using multiplication, the number of bits in the result 9 is equal to the number of bits in the multiplicand plus 10 the number of bits in the multiplier, which would 11 produce a 16 bit result for an 8 bit by 8 bit 12 multiplication and would therefore require at least a 13 16 bit adder to calculate the sum of distances. 14 requirement would further increase the resource 15 requirements for calculating Euclidean distance and, 16 consequently, further increases the advantages of using 17 the Manhattan distance metric. 18 19 Once all neurons in the network have determined their 20 respective distances they communicate via strong 21 lateral connections with each other to determine which 22 amongst them has the minimum distance between its 23 reference vector and the current input. The Modular Map 24 implementation maintains strong local connections, but 25 determination of the winner is achieved without the 26 communications overhead suggested by Kohonen's original 27 algorithm. All neurons constituting the network are 28 used in the calculations to determine the active neuron 29 and the workload is spread among the network as a 30 result. 31 32 During the training phase of operation all neurons in 33 the immediate vicinity of the active neuron update 34 their reference vectors to bring them closer to the 35 current input. The size of this neighbourhood changes 36

47 .

1	throughout the training phase, initially being very
2	large and finally being restricted to the active neuron
3	itself. The shape of neighbourhood can take on many
4	forms, the two most popular being a square step
5	function and a gaussian type neighbourhood. The
6	Modular Map approach again utilises Manhattan distance
7	to measure the neighbourhood, which results in a square
8	neighbourhood, but it is rotated through 45 degrees so
9	that it appears to be a diamond shape (Fig. 3). This
10	further assists the implementation because an
11	adder/subtractor unit is still all that is required at
12	this stage. However, additional hardware is required
13	to update reference vector values because reference
14	vectors are only updated by a proportion of the
15	distance between the input and reference vectors. The
L6	proportionality of the update applied is determined by
L7	what is normally referred to as the gain factor $\alpha(t)$
18	which Kohonen specifies as a decreasing monotonic
L9	function. Consequently, a mechanism is required that
20	will enable multiplication of distances by a suitable
21	range of fractional values. This is achieved by
22	restricting $\alpha(t)$ to negative powers of two. By
23	restricting $\alpha(t)$ in this way it is possible to perform
24	the required multiplication by using only an arithmetic
25	shifter, which is considerably less expensive in terms
26	of hardware resources than a full multiplier unit.
27	•
28	
29	The Neuron
30	
1	The Modular Map approach has resulted in a simple
32	Reduced Instruction Set Computer (RISC) type
3	architecture for neurons. The key elements of the
34	neuron design which are shown in Fig. 11 are an
35	adder/subtractor unit (ALU) 50, a shifter mechanism 52,
86	a set of registers and control logic 54. The ALU 50 is

48

the main computational component and by utilising an 1 arithmetic shifter mechanism 52 to perform all 2 multiplication functions, the ALU 50 requirements have 3 been kept to a minimum. 4 5 All registers in a neuron are individually addressable 6 as 8 or 12 bit registers although individual bits are 7 not directly accessible. Instructions are received by 8 the neuron from the module controller and the local 9 control logic interprets these instructions and 10 coordinates the operations of the individual neuron. 11 This task is kept simple by maintaining a simple series 12 of instructions that only number thirteen in total. 13 14 The adder/subtractor unit 50 is clearly the main 15 computational element within a neuron. The system 16 needs to be able to perform both 8 bit and 12 bit 17 arithmetic, with 8 bit arithmetic being the most 18 frequent. A single 4 bit adder/subtractor unit could 19 be utilised to do both the 8 bit and 12 bit arithmetic, 20 or an 8 bit unit could be used. However, there will be 21 considerably different execution times for different 22 sizes of data if a 12 bit adder/subtractor unit is not 23 used (e.g. if an 8 bit unit is used it will take 24 approximately twice as long to perform 12 bit 25 arithmetic as it would 8 bit arithmetic because two 26 passes through the adder/subtractor would be required). 27 In order to avoid variable execution times for the 28 different calculations to be performed a 12 bit 29 adder/subtractor unit is preferable. 30 31 32 A 12 bit adder/subtractor unit utilising a Carry Lookahead Adder (CLA) would require approximately 160 33 logic gates, and would have a propagation delay equal 34 to the delay of 10 logic gates. The ALU 50 also has 35 two flags and two registers directly associated with 36

PCT/GB00/00277 WO 00/45333

49

it. The two flags associated with the ALU 50 are a 1 zero flag, which is set when the result of an 2 arithmetic operation is zero, and a negative flag, 3 which is set when the result is negative. 5 The registers associated with the ALU 50 are both 12 6 bit; a first register 56 is situated at the ALU output; 7 a second register 58 is situated at one of the ALU 8 inputs. The first register 56 at the output from the 9 ALU 50 is used to buffer data until it is ready to be 10 stored. Only a single 12 bit register 58 is required 11 at the input to the ALU 50 as part of an approach that 12 allows the length of instructions to be kept to a 13 The design is a register-memory architecture, 14 and arithmetic operations are allowed directly on 15 register values but the instruction length used for the 16 neuron is too small to include an operation and the 17 addresses of two operands in a single instruction. 18 Thus, the second register 58 at one of the ALU inputs 19 is used so that the first datum can be placed there for 20 use in any following arithmetic operations. 21 address of the next operand can be provided with the 22 operator code and, consequently, the second datum can 23 be accessed directly from memory. 24 25 The arithmetic shifter mechanism 52 is only required 26 during the update phase of operation to multiply the 27 difference between input and weight elements by the 28 gain factor value $\alpha(t)$. The gain factor $\alpha(t)$ is 29 advantageously restricted to four values (i.e. 0.5, 30 0.25, 0.125 and 0.0625). Consequently, the shifter 31 mechanism 52 is required to shift right by 0, 1, 2, 3 32 and 4 bits to perform the required multiplication. 33 arithmetic shifter 52 can typically be implemented 34 using flip flops which is a considerable improvement on 35 the alternative of a full multiplier unit which would

50

require substantially more resources to implement. 1 2 It should be noted that, for the bit shift approach to 3 work correctly, weight values are required to have as 4 many additional bits as there are bit shift operations (i.e. given that a weight value is 8 bits, when 4 bit 6 shifts are allowed, 12 bits need to be used for the 7 weight value). The additional bits store the 8 fractional part of weight values and are only used 9 during the update operation to ensure convergence is 10 possible; there is no requirement to use this 11 fractional part of weight values while determining 12 Manhattan distance. 13 14 For simplicity with flexibility the arithmetic shifter 15 52 is positioned in the data stream between the output 16 of the ALU 50 and its input register 58, but is only 17 active when the gain value is greater than zero. 18 approach was regarded as a suitable approach to 19 limiting the number of separate instructions because 20 the gain factor values are supplied by the system 21 controller at the start of the update phase of 22 operations and can be reset to zero at the end of this 23 24 operational phase. 25 The data registers of these RISC neurons require 26 substantial resources and must hold 280 bits of data. 27 The registers must be readily accessible by the neuron, 28 especially the reference vector values which are 29 accessed frequently. In order for the system to 30 operate effectively access to weight values is required 31 either 8 or 12 bits at a time for each neuron, 32 depending on the phase of operation. This requirement 33 necessitates on-chip memory because there are a total 34 of 64 neurons attempting to access their respective 35 weight values simultaneously. This results in a 36

51

minimum requirement of 512 bits rising to 768 bits 1 (during the update phase) that need to be accessed 2 simultaneously. Clearly, this would not be possible if 3 the weight values were stored off chip because a single 5 device would not have enough I/O pins to support this in addition to other I/O functions required of a 6 Modular Map. There are ways of maximising data access 7 with limited pin outs but, a bottleneck situation could 8 not be entirely avoided if memory were off chip. 9 10 The registers are used to hold reference vector values 11 12 (16*12 bits), the current distance value (12 bits), the 13 virtual X and Y coordinates (2*8 bits), the 14 neighbourhood size (8 bits) and the gain value $\alpha(t)$ (3 15 bits) for each neuron. There are also input and output registers (2*8bits), registers for the ALU (2*12), a 16 17 register for the neuron ID (8 bit) and a one bit 18 register for maintaining an update flag. Of these registers all can be directly addressed except for the 19 output register and update flag, although the neuron ID 20 21 is fixed throughout the training and operational 22 phases, and like the input register is a read only register as far as the neuron is concerned. 23 24 25 At start up time all registers except the neuron ID are set to zero values before parameter values are provided 26 27 by an I/O controller. At this stage the initial weight values are provided by the controller to allow the 28 29 system to start from either random weight values or 30 values previously determined by training a network. While 12 bit registers are used to hold the weight 31 values, only 8 bits are used for determining a neuron's 32 33 distance from an input, and only these 8 bits are 34 supplied by the controller at start up; the remaining 4 bits represent the fractional part of the weight value, 35 36 are initially set to zero, and are only used during

1	weight updates.
2	
3	The neighbourhood size is also supplied by the
4	controller at start up but, like the gain factor $\alpha(t)$,
5	it is a global variable that changes throughout the
6	training process requiring new values to be effected by
7	the controller at appropriate times throughout
8	training. The virtual coordinates are also provided by
9	the controller at start up time, but are fixed
10	throughout the training and operational phases of the
11	system and provide the neuron with a location from
12	which to determine if it is within the current
13	neighbourhood. Because virtual addresses are used for
14	neurons, any neuron can be configured to be anywhere
15	within a 256 ² array which provides great flexibility
16	when networks are combined to form systems using many
17	modules. It is advantageous for the virtual addresses
18	used in a network to maximise the virtual address space
19	(i.e. use the full range of possible addresses in both
20	the X and Y dimensions). For example, if a 64 neuron
21	module is used, the virtual addresses of neurons along
22	the Y axis should be 0,0 0,36 0,72 etc. In this way
23	the outputs from a module will utilise the maximum
24	range of possible values, which in this instance will
25	be between 0 and 252. Simulations found that
26	classification results were poor when this practice was
27	not adopted.
28	
29	It should also be noted that, because there is a
30	requirement to use mixed sizes of data, an update flag
31	is used as a switch mechanism for the data type to be
32	used. This mechanism was found to be necessary because
33	when 8 bit values and 12 bit values are being used
34	there are differing requirements at different phases of
35	operation. During the normal operational phase only 8
36	bit values are necessary but they are required to be

53

the least significant 8 bits, e.g. when calculating 1 Manhattan distance. However, during the update phase 2 of operation both 8 bit and 12 bit values are used. 3 During this update phase all the 8 bit values are 4 required to be the most significant 8 bits and when 5 applying changes to reference vectors the full 12 bit 6 7 value is required. By using a simple flag as a switch the need for duplication of instructions is avoided so 8 that operations on 8 and 12 bit values can be executed 9 using the same instruction set. 10 11 The control logic within a neuron is kept simple and is 12 predominantly just a switching mechanism. All 13 instructions are the same size, i.e. 8 bits, but there 1.4 are only thirteen distinct instructions in total. 15 While an 8 bit instruction set would in theory support 16 256 separate instructions, one of the aims of the 17 neuron design has been to use a reduced instruction 18 In addition, separate registers within a neuron 19 need to be addressable to facilitate all the operations 20 required of them and, where an instruction needs to 21 refer to a particular register address, that address 22 effectively forms part of the instruction. 23 24 The instruction length has been set at 8 bits because 25 the data bus is only 8 bits wide which sets the upper 26 limit for a single cycle instruction read. 27 also a requirement to address locations of operands for 28 six of the instructions which necessitates the 29 incorporation of up to 25 separate addresses into these 30 instructions and will require 5 bits for the address of 31 the operand alone. However, the total instruction 32 length can still be maintained at 8 bits because 33 instructions that do not require operand addresses can 34 use some of these bits as part of their instruction 35 and, consequently, there is room for expansion of the 36

54

instruction set within the instruction space. 1 All instructions for neuron operations are 8 bits in 3 length and are received from the controller. The first input to a neuron is always an instruction, normally the reset instruction to zero all registers. instruction set is as follows: 8 (Read Input) will read the next datum from its RDI: 9 input and write to the specified register address. 10 This instruction will not affect arithmetic flags. 11 12 (Write arithmetic Output) will move the current 13 WRO: data held at the output register 56 of the ALU to the 14 specified register address. This instruction will 15 overwrite any existing data in the target register and 16 will not affect the systems arithmetic flags. 17 18 ADD: Add the contents of the specified register 19 address to that already held at the ALU input. 20 instruction will affect arithmetic flags and, when the 21 update register is zero all 8 bit values will be used 22 as the least significant 8 bits of the possible 12, and 23 only the most significant 8 bits of weight vectors will 24 be used (albeit as the least significant 8 bits for the 25 ALU) when the register address specified is that of a 26 weight whereas, when the update register is set to one, 27 all 8 bit values will be set as the most significant 28 bits and all 12 bits of weight vectors will be used. 29 30 Subtract the value already loaded at the ALUE 31 input from that at the specified register address. 32 This instruction will affect arithmetic flags and will 33 treat data according to the current value of the update 34 register as detailed for the add command.

WO 00/45333 PCT/GB00/00277.

55

BRN: (Branch if Negative) will test the negative flag 1 and will carry out the next instruction if it is set, or the next instruction but one if it is not. 3 4 BRZ: (Branch if Zero) will test the zero flag and will 5 carry out the next instruction if it is set. If the 6 flag is zero the next but one instruction will be 7 executed. 8 9 (Branch if Update) will test the update flag and 10 will carry out the next instruction if it is set, or 11 the next instruction but one if it is not. 12 13 OUT: Output from the neuron the value at the specified 14 register address. This instruction does not affect the 15 arithmetic flags. 16 17 MOV: Set the ALU input register to the value held in 18 the specified address. This instruction will not 19 affect the arithmetic flags. 20 21 SUP: Set the update register. This instruction does 22 not affect the arithmetic flags. 23 24 RUP: Reset the update register. This instruction does 25 not affect the arithmetic flags. 26 27 (No Operation) This instruction takes no action NOP: 28 for one instruction cycle. 29 30 MRS: Master reset will reset all registers and flags 31 within a neuron to zero. 32 33 34 The Module Controller

56

1 Fig. 12 shows a schematic representation of a module controller for controlling the operation of a number of 2 RISC neurons, one of which is shown in Fig. 11. 3 Module Controller is required to handle all device 5 input and output in addition to issuing instructions to 6 neurons within a module and synchronising their operations. To facilitate these operations the 7 controller system comprises the I/O ports 60, 62; a 8 programmable read-only-memory (PROM) 64 containing 9 instructions for the controller system and subroutines 10 11 for the neural array; an address map 66 for conversion between real and virtual neuron addresses; an input 12 buffer 68 to hold incoming data; and a number of 13 handshake mechanisms (see Fig. 12). 14 15 The controller handles all input for a module which 16 includes start-up data during system configuration, the 17 input vectors 16 bits (two vector elements) at a time 18 during normal operation, and also the index of the 19 active neuron when configured in lateral expansion 20 mode. Outputs from a module are also handled 21 22 exclusively by the controller. The outputs are limited to a 16 bit output representing Cartesian coordinates 23 of the active neuron during operation and parameters of 24 trained neurons such as their weight vectors after 25 26 training operations have been completed. To enable the 27 above data transfers a bi-directional data bus is required between the controller and the neural array Ż8 such that the controller can address either individual 29 neurons or all neurons simultaneously; there is no 30 requirement to allow other groups of neurons to be 31 32 addressed but the bus must also carry data from individual neurons to the controller. 33 34 While Modular Map systems are intended to allow modules 35 to operate asynchronously from each other, except when 36

PCT/GB00/00277 WO 00/45333

57

in lateral expansion mode it is necessary to 1 synchronise data communication in order to simplify the 2 mechanism required. When two modules have a data 3 connection linking them together a handshake mechanism 4 is used to synchronise data transfer from the module 5 transmitting the data (the sender) to the module 6 receiving the data (the receiver). The handshake is implemented by the module controllers of the sender and 8 receiver modules, only requires three handshake lines 9 and can be viewed as a state machine with only three 10 possible states: 11 12 Wait (Not ready for input) 13 1) No Device (No input stream for this position) 14 2) Data Ready (Transfer data) 15 3) 16

The handshake system is shown as a simple state diagram 17 in Fig. 13. With reference to Fig. 13, the wait state 18 70 occurs when either the sender or receiver (or both) 19 are not ready for data transfer. The no device state 20 72 is used to account for situations where inputs are 21 not present so that reduced input vector sizes can be 22 utilised. This mechanism could also be used to 23 facilitate some fault tolerance when input streams are 24 out of action so that the system did not come to a 25 The data ready state 74 occurs when both the 26 sender and the receiver are ready to transfer data and, 27 consequently, data transfer follows immediately this 28 state is entered. This handshake system makes it 29 possible for a module to read input data in any 30 sequence. When a data source is temporarily 31 unavailable the delay can be minimised by processing 32 all other input vector elements while waiting for that 33 datum to become available. Individual neurons could 34 also be instructed to process inputs in a different 35 order but, as the controller buffers input data there

58

is no necessity for neurons to process data in the same order it is received. The three possible conditions of 2 this data transfer state machine are determined by two 3 outputs from the sender module and one output from the 4 receiving module. The three line handshake mechanism 5 allows the transfer of data direct to each other 6 7 wherein no third party device is required, and data 8 communication is maintained as point to point. 9 Similarly, data is also output 16 bits at a time, but 10 as there are only two 8 bit values output by the 11 system, only a single data output cycle is required, 12 13 with the three line handshake mechanism used to synchronise the transfer of data, three handshake 14 connections are also required at the output of a 15 module. However, the inputs are intended to be 16 17 received from up to eight separate sources, each one requiring three handshake connections thereby giving a 18 total of 24 handshake connections for the input data. 19 This mechanism will require 24 pins on the device but, 20 internal multiplexing will enable the controller to use 21 a single three line handshake mechanism internally to 22 cater for all inputs. 23 24 25 To facilitate reading the coordinates for lateral 26 expansion mode, a two line handshake system is used. The mechanism is similar to the three line handshake 27 system, except the 'device not present' state is 28 unnecessary and has therefore been omitted. 29 30 The module controller is also required to manage the 31 operation of neurons on its module. To facilitate such 32 control there is a programmable read-only memory (PROM) 33 64 which holds subroutines of code for the neural array 34 in addition to the instructions it holds for the 35 controller. The program is read from the PROM and 36

59

passed to the neural array a single instruction at a 1 time. Each instruction is executed immediately when 2 received by individual neurons. When issuing these 3 instructions the controller also forwards incoming data 4 and processes outgoing data. There are four main 5 routines required to support full system functionality б plus routines for setting up the system at start up time and outputting reference vector values etc. at 8 shutdown. The start up and shutdown routines are very 9 simple and only require data to be written to and read 10 from registers using the RDI and OUT commands. 11 four main routines are required to enable the 12 calculation of Manhattan distance (calcdist); find the 13 active neuron (findactive); determine which neurons are 14 in the current neighbourhood (nbhood); and update 15 reference vectors (update). Each of these procedures 16 will be detailed in turn. 17 18 The most frequently used routine (calcdist) is required ٦9 to calculate the Manhattan distance for the current 20 input. When an input vector is presented to the system 21 it is broadcast to all neurons an element at a time, 22 (i.e. each 8 bit value) by the controller. As neurons 23 receive this data they calculate the distance between 24 each input value and its corresponding weight value, 25 adding the results to the distance register. 26 controller reads the routine from the program ROM, 27 forwards it to the neural array and forwards the 28 incoming data at the appropriate time. This subroutine 29 is required for each vector element and will be as 30 follows: 31 32 /*Move weight (W_i) to the ALU input 33 MOV (W₁) register.*/ 34 /*Subtract the value at the ALU register from 35 SUB (X,) the next input.*/ 36

```
MOV(R_i)
                /*Move the result (R<sub>i</sub>) to the ALU input
 1
                register.*/
 2
                /*If the result was negative*/
 3
      BRN
      SUB dist /*distance = distance - R,*/
 4
      ADD dist /*Else distance = distance + R_i*/
 5
      WRO dist /*Write the new distance to its register.*/
 6
 7
      Once all inputs have been processed and neurons have
 8
      calculated their respective Manhattan distances the
 9
      active neuron needs to be identified. As the active
10
      neuron is simply the neuron with minimum distance and
11
12
      all neurons have the ability to make these calculations
      the workload can be spread across the network.
13
      approach can be implemented by all neurons
14
      simultaneously subtracting one from their current
15
      distance value repeatedly until a neuron reaches a zero
16
      distance value, at which time it would poll the
17
      controller to notify it that it was the active neuron.
18
      Throughout this process the value to be subtracted from
19
20
      the distance is supplied to the neural array by the
21
      controller. On the first iteration this will be zero
      to check if any neuron has a match with the current
22
      input vector (i.e. distance is already zero) thereafter
23
24
      the value forwarded will be one. The subroutine
25
      findactive defines this process as follows:
26
27
28
      MOV input /*Move the input to the ALU input register.*/
      SUB dist /*Subtract the next input from the current
29
30
                distance value.*/
                /*If result is zero.*/
31
      BRZ
                /*output the neuron ID.*/
32
     OUT ID
     NOP
                /*Else do nothing.*/
33
34
     On receiving an acknowledge signal from one of the
35
     neurons in the network, by way of its ID, the
36
```

PCT/GB00/00277 WO 00/45333

61

controller would output the virtual coordinates of the 1 active neuron. The controller uses a map (or lookup 2 table) of these coordinates which are 16 bits so that neurons can pass only their local ID (8 bits) to the controller. It is important that the controller outputs the virtual coordinates of the active neuron 6 immediately they become available because when 7 hierarchical systems are used the output is required to 8 be available as soon as possible for the next layer to 9 begin processing the data, and when modules are 10 configured laterally it is not possible to know the 11 coordinates of the active neuron until they have been 12 supplied to the input port of the module. 13 14 When modules are connected together in a lateral 15 manner, each module is required to output details of 16 the active neuron for that device before reference 17 vectors are updated because the active neuron for the 18 whole network may not be the same as the active neuron 19 for that particular module. When connected together in 20 this way, modules are synchronised and the first module 21 to respond is the one containing the active neuron for 22 the whole network. Only the first module to respond 23 will have its output forwarded to the inputs of all the 24 modules constituting the network. Consequently, no 25 module is able to proceed with updating reference 26 vectors until the coordinates of the active neuron have 27 been supplied via the input of the device because the 28 information is not known until that time. 29 module is in 'lateral mode' the two line handshake 30 system is activated and after the coordinates of the 31 active neuron have been supplied the output is reset 32 and the coordinates broadcast to the neurons on that

34 ·35 36

33

module.

When coordinates of the active neuron are broadcast,

```
1
      all neurons in the network determine if they are in the
      current neighbourhood by calculating the Manhattan
 2
      distance between the active neurons virtual address and
 3
      their own. If the result is less than or equal to the
 4
      current neighbourhood value, the neuron will set its
 6
      update flag so that it can update its reference vector
      at the next operational phase. The routine for this
 7
      process (nbhood) is as follows:
 9
10
11
      MOV Xcoord
                     /*Move the virtual X coordinate to the
                     ALU input register.*/
12
      SUB input
                     /*Subtract the next input (X coord) from
13
                     value at ALU.*/
14
      WRO dist
                     /*Write the result to the distance
15
                     register.*/
16
                     /*Move the virtual Y coordinate the
17
      MOV Ycoord
18
                     ALU.*/
                     /*Subtract the next input (Y coord) from
19
      SUB input
                     value at ALU.*/
20
      MOV dist
                     /*Move the value in distance register to
21
22
                     ALU.*/
                     /*Add the result of the previous
     ADD result
23
                     arithmetic to the value at ALU input.*/
24
25
      MOV result
                     /*Move the result of the previous
26
                     arithmetic to the ALU input.*/
                     /*Subtract the next input (neighbourhood
27
      SUB input
                     val) from value at ALU.*/
28
29
     BRN
                     /*If the result is negative.*/
                     /*Set the update flag.*/
      SUP
30
                     /*If the result is zero.*/
31
      BRZ
                     /*Set the update flag.*/
32
      SUP
                     /*Else do nothing*/
33
     NOP
34
35
      All neurons in the current neighbourhood then go on to
     update their weight values. To achieve this they also
36
```

```
have to recalculate the difference between input and
 1
      weight elements, which is inefficient computationally
 2
      as these values have already been calculated in the
 3
      process of determining Manhattan distance. However,
      the alternative would require these intermediate values
 5
      to be stored by each neuron, thereby necessitating an
 6
      additional 16 bytes of memory per neuron. To minimise
 7
      the use of hardware resources these intermediate values
 8
      are recalculated during the update phase. To
 9
      facilitate this the module controller stores the
10
      current input vector and is able to forward vector
11
      elements to the neural array as they are required.
12
      update procedure is then executed for each vector
13
      element as follows:
14
15
      RDI gain /*Read next input and place it in the gain
16
                register.*/
17
18
      MOV W.
                /*Move weight value (W<sub>i</sub>) to ALU input.*/
      SUB input /*Subtract the input from value at ALU*/
19
      MOV result /*Move the result to the ALU. */
20
                /*Add weight value (W<sub>i</sub>) to ALU input.*/
21
      ADD W.
22
      BRU
                /*If the update flag is set.*/
                /*Write the result back to the weight
23
      WRO W.
                register.*/
24
                /*Else do nothing.*/
25
      NOP
26
      After all neurons in the current neighbourhood have
27
      updated their reference vectors the module controller
28
      reads in the next input vector and the process is
29
      repeated. The process will then continue until the
30
      module has completed the requested number of training
31
      steps or an interrupt is received from the master
32
      controller. The term 'master controller' is used to
33
34
      refer to any external computer system that is used to
35
      configure Modular Maps. The master controller is not
      required during normal operation as Modular Maps
36
```

PCT/GB00/00277 WO 00/45333

64

operate autonomously but is required to supply the 1 operating parameters and reference vector values at start up time, set the mode of operation and collect 3 the network parameters after training is completed. 4 Consequently, the module controller receives 5 instructions from the master controller at these times. 6 To enable this, modules have a three bit instruction 7 interface exclusively for receiving input from the 8 master controller. The instructions received are very 9 basic and the total master controller instruction set 10 only comprises six instructions which are as follows: 11 12 13 This is the master reset instruction and is 14 used to clear all registers etc. in the controller and 15 neural array 16 17 Instructs the controller to load in all the LOAD: 18 setup data for the neural array including details 19 of the gain factor and neighbourhood parameters. 20 number of data items to be loaded is constant for all 21 configurations and data are always read in the same 22 sequence. To enable data to be read by the controller 23 the normal data input port is used with a two line 24 handshake (the same one used for lateral mode), which 25 is identical to the three line handshake described 26 earlier, except that the device present line is not 27 used. 28 29 Instructs the controller to output network 30 UNLOAD: parameters from a trained network. As with the LOAD 31 instruction the same data items are always output in 32 the same sequence. The data are output from the 33 34 modules data output port. 35 This input instructs the controller to run in

36

NORMAL:

65

1 normal operational mode

2

LATERAL: This instructs the controller to run in
lateral expansion mode. It is necessary to have this
mode separate to normal operation because the module is
required to read in coordinates of the active neuron
before updating the neural arrays reference vectors and
reset the output when these coordinates are received.

9

10 STOP: This is effectively an interrupt to advise 11 the controller to cease its current operation.

12 13

The Module

14 15

An individual neuron is of little use on its own, the 16 underlying philosophy of neural networks dictates that 17 they are required in groups to enable parallel 18 19 processing and perform the levels of computation 20 necessary to solve computationally difficult problems. The minimum number of neurons that constitute a useful 21 22 group size is debatable and is led more by the problem 23 to be addressed (i.e. the application) than by any other parameters. It is desirable that the number of 24 25 neurons on a single module be small enough to enable implementation on a single device. Another 26 27 consideration was motivated by the fact that Modular Maps are effectively building blocks that are intended 28 to be combined to form larger systems. As these 29 30 factors are interrelated and can affect some network 31 parameters such as neighbourhood size, it was decided 32 that the number of neurons would be a power of 2 and the network size which best suited these requirements 33 was 256 neurons per module. 34

35

36 As the Modular Map design is intended for digital

66

hardware there are a range of technologies available 1 that could be used, e.g. full custom very large scale 2 integration (VLSI), semi-custom VLSI, application 3 specific integrated circuit (ASIC) or Field 4 Programmable Gate Arrays (FPGA). A 256 neuron Modular 5 Map constitutes a small neural network and the 6 simplicity of the RISC neuron design leads to reduced 7 8 hardware requirements compared to the traditional SOM 9 neuron. 10 The Modular Map design maximises the potential for 11 scaleability by partitioning the workload in a modular 12 fashion. Each module operates as a Single Instruction 13 14 Stream Multiple Data stream (SIMD) computer system 15 composed of RISC processing elements, with each RISC processor performing the functionality of a neuron 16 17 These modules are self contained units that can operate as part of a multiple module configuration or work as 18 stand alone systems. 19 20 The hardware resources required to implement a module 21 22 have been minimised by applying modifications to the original SOM algorithm. The key modification being the 23 replacement of the conventional Euclidean distance 24 metric by the simpler and easier to implement Manhattan 25 distance metric. The modifications made have resulted 26 in considerable savings of hardware resources because 27 the modular map design does not require conventional 28 29 multiplier units. The simplicity of this fully digital 30 design is suitable for implementation using a variety of technologies such as VLSI or ASIC. 31 32 A balance has been achieved between the precision of 33 vector elements, the reference vector size and the 34 processing capabilities of individual neurons to gain 35 36 the best results for minimum resources. The potential

67

1	speedup of implementing all neurons in parallel has
2	also been maximised by storing reference vectors local
3	to their respective neurons (i.e. on chip as local
4	registers). To further support maximum data throughput
5	simple but effective parallel point to point
6	communications are utilised between modules. This
7	Modular Map design offers a fully digital parallel
8	implementation of the SOM that is scaleable and results
9	in a simple solution to a complex problem.
10	
11	One of the objectives of implementing Artificial Neural
12	Networks (ANNs) in hardware is to reduce processing
13	time for these computationally intensive systems.
14	During normal operation of ANNs significant computation
15	is required to process each data input. Some
16	applications use large input vectors, sometimes
17	containing data from a number of sources and require
18	these large amounts of data processed frequently. It
19	may even be that an application requires reference
20	vectors updated during normal operation to provide an
21	adaptive solution, but the most computationally
22	intensive and time consuming phase of operation is
23	network training. Some hardware ANN implementations,
24	such as those for the multi-layer perceptron, do not
25	implement training as part of their operation, thereby
26	minimising the advantage of hardware implementation.
27	However, Modular Maps do implement the learning phase
28	of operation and, in so doing, maximise the potential
29	benefits of hardware implementation. Consequently,
30	consideration of the time required to train these
31	networks is appropriate.
32	
33	
34	Background
35	

36 The modular approach towards implementation results in

68

greater parallelism than does the equivalent unitary 1 network implementation. It is this difference in 2 parallelism that has the greatest effect on reducing 3 training times for Modular Map systems. Consideration 4 was given to developing mathematical models of the 5 Modular Map and SOM algorithms for the purpose of 6 simulating training times of the two systems. 7 8 The Modular Map and SOM algorithms have the same basic 9 phases of operation, as depicted in the flowchart of 10 Fig. 14. When considering an implementation strategy 11 in terms of partitioning the workload of the algorithm 12 and employing various scales of parallelism, the 13 potential speedup of these approaches should be 14 considered in order to minimise network training time. 15 Of the five operational phases shown in Fig. 14, only 16 two are computationally intensive and therefore 17 significantly affected by varying system parallelism. 18 These two phases of operation involve the calculation 19 of distances between the current input and the 20 reference vectors of all neurons constituting the 21 network, and updating the reference vectors of all 22 neurons in the neighbourhood of the active neuron (i.e. 23 phases 2 and 5 in Fig. 14). 24 25 To facilitate investigation into the potential speedup 26 of Modular Map systems over the alternative unitary 27 networks and serial implementation, the model used was 28 based on the two computationally intensive phases of 29 operation mentioned above. This allows assessment of 30 the trends in training times while varying parameters 31 such as network size and vector size, and facilitating 32 an understanding of the relative training times for 33 different implementation strategies. 34 35

Training Times for Parallel Implementation

A simplified mathematical model of the Modular Map can be constructed for the purpose of assessing training times. The starting point for this model will be the neuron, as it is the fundamental building block of the Modular Map. When the neuron is presented with an input vector $\mathbf{x} = [\epsilon 1, \ \epsilon 2, \ldots, \ \epsilon n] \in \Re^n$ it proceeds to calculate the distance between its reference vector $\mathbf{m_i} = [\mu_{i1}, \ \mu_{i2}, \ \ldots, \ \mu_{in}] \in \Re^n$ and the current input vector \mathbf{x} . The distance calculation used by the Modular Map is the Manhattan distance, i.e.

Distance = $\sum_{j=0}^{n} |\xi_j - \mu_j|$

15 where n = vector size.

The differences between vector elements are calculated in sequence as while all neurons are implemented in parallel, vector elements are not. To implement the system utilising this level of parallelism is not practical because it would require either 16 separate processors per neuron, or a vector processor for each neuron, so that the distances between all vector elements could be calculated simultaneously. The resources required to process all vector elements in parallel would be substantially greater than the requirements of the RISC neuron (Fig. 11) and would greatly reduce the chances of implementing a Modular Map on a single device. Consequently, when n dimensional vectors are used, n separate calculations are required.

If the time required by a neuron to determine the distance for one dimension is taken to be $t_{\rm d}$ seconds and there are n dimensions, then the total time taken to calculate the distance between input and reference

70

1 vectors (d) will be nt_d seconds i.e. $d = nt_d$ (seconds). The summation operation is carried out as the distance 2 between each element is determined and is therefore a 3 variable overhead dependent on the number of vector 4 5 elements, and does not affect the above equation for 6 distance calculation time. However, the value for t_d will reflect the additional overhead of this summation 7 operation, as it will all variable overheads 8 9 proportional to vector size for this calculation. reason being that the distance calculation time (t_d) is 10 11 the fundamental timing unit used in this model. It has 12 no direct relationship to the time an addition or subtraction operation will take for any particular 13 device; it is the time required to calculate the 14 15 distance for a single element of a reference vector including all variable overheads associated with this 16 17 operation. 18 19 As all neurons are implemented in parallel the total 20 time required for all neurons to calculate Manhattan distance will be equal to the time it takes for a 21 22 single neuron to calculate its Manhattan distance. 23 Once neurons have calculated their Manhattan distances the active neuron has to be identified before any 24 25 further operations can be carried out. This process involves all neurons simultaneously subtracting one 26 27 from their current distance value until one neuron reaches a value of zero. As this process only 28 29 continues until the active neuron has been identified, 30 (the neuron with minimum distance) relatively few subtraction operations are required. 31 32 33 Data generated during the training of Modular Maps for 34 the GRANIT application (discussed later) was used to evaluate the overheads involved in finding the active 35 neuron. Fig. 15 is a graph of the activation values 36

71

(Manhattan distances) of the active neuron for the 1 The data was first 100 training steps. 2 generated for a 64 neuron Modular Map with 16 inputs 3 using a starting neighbourhood covering 80% of the 4 network. The first few iterations of the training 5 phase (less than 10) have a high value for their 6 Manhattan distances as can be seen from Fig. 15. 7 However, after the first 10 iterations there is little 8 variation for the distances between the reference 9 vector of the active neuron and the current input. 10 Thus, the average activation value after this initial 11 period is only 10, which would require only 10 12 subtraction operations to find the active neuron. 13 Consequently, there is a substantial overhead for the 1.4 first few iterations, but these will be similar for all 15 networks and can be regarded as a fixed overhead which 16 is not accounted for in the simple timing model used. 17 Throughout the rest of the training phase the overhead 18 of calculating the active neuron is insubstantial and 19 will be assumed to be negligible for the sake of 20 simplicity. 21 22 During the training phase of operation, reference 23 vectors are updated after the distances between the 24 current input and the reference vectors of all neurons 25 have been calculated. This process again involves the 26 calculation of differences between vector elements as 27 detailed above. Computationally this is inefficient 28 because these values have already been calculated 29 during the last operational phase. However, to have 30 used the previously calculated values would have 31 required an additional 16 bytes of local memory for 32 each neuron to store these values and to avoid the 33 additional resource overhead these values are 34 recalculated. After the distance between each element 35

has been calculated these intermediate results are then

72

multiplied by the gain factor. The multiplication 1 phase is carried out by an arithmetic shifter mechanism which is placed within the data stream and therefore 3 does not require any significant additional overhead (see Fig. 11). The addition of these values to the 5 current reference vector will have an impact on the 6 7 update time for a neuron approximately equivalent to the original summation operation carried out to 8 determine the differences between input and reference 9 vectors. Consequently, the time taken for a neuron to 10 update its reference vector is approximately equal to 11 the time it takes to calculate the Manhattan distance, 12 i.e. d (seconds), because the processes involved are 13 the same (i.e. difference calculations and addition). 14 The number of neurons to have their reference vectors 15 updated in this way varies throughout the training 16 period, often starting with approximately 80% of the 17 network and reducing to only one by the end of 18 19 training. However, the time a Modular Map takes to update a single neuron will be the same as it requires 20 to update all its neurons because the operations of 21 each neuron are carried out in parallel. 22 23 Kohonen states that the number of training steps 24 required to train a single network is proportional to 25 network size. So let the number of training steps (s) 26 27 be equal to the product of the proportionality constant (k) and the network size (N) (i.e. Number of training 28 steps required (s) = kN). From this simplified 29 mathematical model it can be seen that the total 30 training time (T_{par}) will be the product of the number 31 of training steps required (s), the time required to 32 33 process each input vector (d), and the time required to update each reference vector (d) i.e. Total training 34 time $(T_{pax}) = 2ds$ (seconds), but $d = nt_d$ and s = kN, so 35 substituting and rearranging gives: 36

```
1
                                     Equation 1.1
 2
      T_{par} = 2Nnkt_d
 3
      This simplified model is suitable for assessing trends
      in training times and shows that the total training
      time will be proportional to the product of the network
 6
      size and the vector size, but the main objective is to
 7
      assess relative training times. In order to assess
 8
      relative training times consider two separate
 9
      implementations with identical parameters, excepting
10
      that different vector sizes, or network sizes, are used
11
      between the two systems such that vector size n2 is some
12
      multiple (y) of vector size n_1. If T_1 = 2Nn_1 kt_d and T_2
13
      = 2Nn_2 kt<sub>d</sub>, then by rearranging the equation for T_1, n_1
14
      = T_1/(2Nkt_d) but, n_2 = yn_1 = y(T_1/(2Nkt_d)).
15
      substituting this result into the above equation for T2
16
      it follows that:
17
18
                                                Equation 1.2
      T_2 = 2N y (T_1/(2Nkt_d)) kt_d = yT_1
19
20
21
      The consequence of this simple analysis is that a
      module containing simple neurons with small reference
22
      vectors will train faster than a network of more
23
      complex neurons with larger reference vectors.
24
25
      analysis can also be applied to changes in network size
26
      where it shows that training time will increase with
27
      increasing network size. Consequently, to minimise
      training times both networks and reference vectors
28
29
      should be kept to a minimum as is done with the Modular
30
      Map.
31
      This model could be further expanded to consider
32
      hierarchical configurations of Modular Maps.
33
      the advantages of building a hierarchy of modules is
34
      that large input vectors can be catered for without
35
      significantly increasing the system training time.
36
```

74

This situation arises because the training time for a 1 hierarchy is not the sum of training times for all its 2 3 constituent layers, but the total training time for one layer plus the propagation delays of all the others. 4 The propagation delay of a module (Toron) is very small 5 compared to its training time and is approximately 6 7 equal to the time taken for all neurons to calculate the distance between their input and reference vectors. 8 This delay is kept to a minimum because a module makes 9 its output available as soon as the active neuron has 10 been determined, and before reference vectors are 11 updated. A consequence of this type of configuration 12 13 is that a pipelining effect is created with each successive layer in the hierarchy processing data 14 derived from the last input of the previous layer. 15 16 17 Equation 1.3 18 $T_{prop} = nt_d$ 20

19

21

22 23

24

25 26

27

28 29

30

31

32

33

34 35

36

All modules forming a single layer in the hierarchy are operating in parallel and a consequence of this parallelism is that the training time for each layer is equal to the training time for a single module. several modules form such a layer in a hierarchy the training time will be dictated by the slowest module at that level which will be the module with the largest input vector (assuming no modules are connected laterally). As a single Modular Map has a maximum input vector size of 16 elements and under most circumstances at least one module on a layer will use the maximum vector size available, then the vector size for all modules in a hierarchy (n_n) can be assumed to be 16 for the purposes of this timing model. In addition, each module outputs only a 2-dimensional result which creates an 8:1 data compression ratio so the maximum input vector size catered for by a hierarchical Modular

75

Map configuration will be 2×8^1 (where 1 is the number 1 of layers in the hierarchy). Consequently, large input 2 3 vectors can be accommodated with very few layers in a 4 hierarchical configuration and the propagation delay introduced by these layers will, in most cases, be 5 negligible. It then follows that the total training 6 time for a hierarchy (Th) will be: 7 9 $T_h = 2Nn_hkt_d + (1-1)n_ht_d \approx 2Nn_hkt_d$ Equation 1.4 10 By following a similar derivation to that used for 11 equation 1.2 it can be seen that: 12 13 14 $T_{par} \approx yT_h$ Equation 1.5 15 Where the scaling factor $y = n/n_h$. 16 17 This modular approach meets an increased workload with 18 an increase in resources and parallelism which results 19 20 in reduced training times compared to the equivalent 21 unitary network and, this difference in training times is proportional to the scaling factor between the 22 vector sizes (i.e. y). 23 24 25 Training Times for Serial Implementation 26 27 28 The vast majority of ANN implementations have been in 29 the form of simulations on traditional serial computer 30 systems which effectively offer the worst of both worlds because a parallel system is being implemented 31 32 on a serial computer. As an approach to assessing the speedup afforded by parallel implementation the above 33 34 timing model can be modified. In addition, the validity of this model can be assessed by comparing 35 36 predicted relative training times with actual training

WO 00/45333

76

PCT/GB00/00277

times for a serial implementation of the Modular Map. 1 2 The main difference between parallel and serial implementation of the Modular Map is that the 4 functionality of each neuron is processed in turn which 5 will result in a significant increase in the time 6 required to calculate the Manhattan distances for all 7 neurons in the network compared to a parallel 8 implementation. As the operations of neurons are 9 processed in turn there will also be a difference 10 between the time required to calculate Manhattan 11 distances and update reference vectors. The reason for 12 this disparity with serial implementation is that only 13 a subset of neurons in the network have their reference 14 vectors updated, which will clearly take less time than 15 updating all neurons constituting the network when each 16 reference vector is updated in turn. 17 18 The number of neurons to have their reference vectors 19 updated varies throughout the training period, starting 20 with 80% and reducing to only one by the end of 21 training. As this parameter varies with time it is 22 difficult to incorporate into the timing model, but as 23 the neighbourhood size is decreasing in a regular 24 manner the average neighbourhood size over the whole 25 training period covers approximately 40% of the 26 network. The time required to update each reference 27 vector is also approximately equal to the time required 28 to calculate the distance for each reference vector, 29 and consequently the time spent updating reference 30 vectors for a serial implementation will average 40% of 31 the time spent calculating distances. In order to 32 maintain simplicity of the model being used, the 33 workload of updating reference vectors will be evenly 34 distributed among all neurons in the network and, 35 consequently, the time required for a neuron to update 36

77

its reference vectors will be 40% of the time required 1 2 for it to calculate the Manhattan distance, i.e. update time = 0.4d (seconds). 4 5 In this case equation 1.1 becomes: 6 7 $T_{serial} = 1.4 N^2 nkt_d (seconds)$ Equation 1.6 8 9 This equation clearly shows that for serial 10 implementation the training time will increase in 11 proportion to the square of the network size. 12 13 Consequently, the training time for serial implementation will be substantially greater than for 14 parallel implementation. Furthermore, comparison of 15 equation 1.1 and 1.6 shows that $T_{serial} = 0.7NT_{par}$, i.e. 16 17 the difference in training time for serial and parallel implementation will be proportional to the network 18 size. 19 20 A series of simulations were carried out using a single 21 processor on a PowerXplorer system to assess the trends 22 23 and relationships between training times for serial implementation of Modular Maps and provide some 24 evidence to support the model being used. The 25 26 simulations used a Modular Map simulator (MAPSIM) to train various Modular Maps with a range of network and 27 28 vector sizes. As the model does not take account of 29 data input and output overheads these were not used in the determination of training times, although the 30 training times recorded did include the time taken to 31 find the active neuron. 32 33 Some assumptions and simplifications have been 34 incorporated into this model, but have been 35 incorporated in such a way as to facilitate a good 36

78

approximation of timing behaviour. The simulations 1 that were run to help evaluate this model showed that 2 trends in training time did follow those prescribed by equation 1.6 (see figure 16). Fig. 16 shows that the 4 5 range of training time required for a 99 element vector increases substantially for increased network size, 6 7 whereas for a 16 element vector, the increase in training time is not so substantial. When the actual 8 9 training time is known for one configuration, the training times for other configurations can be 10 calculated using equation 1.2 and all predicted times 11 using this approach were within 10% of the actual 12 training time measured on the PowerXplorer. 13 14 15 The three main implementation strategies are serial 16 implementation, fine grain parallelism for a unitary 17 network and fine grain parallelism for a modular network. Fig. 17 is a graph which has been constructed 18 to show the theoretical differences in training times 19 for these three strategies. The training times 20 presented for serial implementation have been derived 21 22 from actual training times measured on the PowerXplorer and the other plots have been calculated relative to 23 these values using the model. Fig. 17 clearly 24 25 indicates that a modular approach to implementation 26 which utilises fine grain parallelism offers 27 considerably reduced training times compared to the 28 other strategies considered. 29 30 The model has been developed from the two 31 computationally intensive phases of operation that 32 involve the calculation of distances and updating of 33 reference vectors, as shown in Fig. 14. These are the 34 phases of operation that will be most affected by 35 increasing system parallelism and offer a good 36 approximation of timing behaviour.

79

Consideration could also be given to the overheads of 1 data input and output for these implementation 2 strategies although the impact of these overheads will 3 be minimal compared to the time required for the 4 computationally intensive phases of operation mentioned 5 above. The data output operation involves outputting 6 the XY coordinates of the active neuron for the Modular 7 Map. This approach could also be used for the other 8 implementation approaches considered here. The Modular 9 Map design allows the output to be made available as 10 soon as the coordinates of the active neuron have been 11 determined. Both output values are maintained at the 12 output of the device until they are read, but once the 13 output has been made available the other processes 14 continue, leaving the data transfer to be handled by an 15 autonomous handshake system. The same approach could 16 be adopted by a unitary network system, but serial 17 implementation would have to output the X and Y 18 coordinates separately and all other processing would 19 have to stop while these operations were being carried 20 This would result in the serial implementation 21 taking more time to perform data output than the other 22 two approaches, but the impact on overall training time 23 would be minimal. 24

25 26

27

28

29

30

31

32

33

34

35

36

The data input phase of operation requires more time than does data output, but again the Modular Map design aims to minimise the overheads involved. The Modular Map will require a maximum of eight read cycles per input vector because input vectors have a maximum of 16 elements and two of these elements are read on each cycle. In addition, the inputs for Modular Maps are buffered and most of these read cycles can be carried out while previously read data is being processed by the neural array. If the same approach were used for a unitary network with larger input vectors, the

overheads would be similar because the neural array

1

36

80

2 would be processing previously read data while new data was being input to the data buffer. Again it is the 3 serial implementation strategy that will suffer the 4 5 greatest overhead for this phase of operation because 6 each vector element has to be read in separately, and 7 while data is being input no other processing is able 8 to proceed. Consequently, serial implementation will 9 suffer a data input overhead proportional to the vector size. 10 11 Applications 12 13 14 Modular Maps offer a versatile implementation of 15 Kohonen's Self-Organising Map (SOM) that is suitable for use in a wide variety of problem domains. 16 17 possible application have been used as examples of the 18 applications for which Modular Maps are suited; human face recognition and ground anchorage integrity 19 20 The applications have little in common other 21 than their ill-defined nature but, Modular Maps offer possible solutions in both domains. The SOM is also 22 23 applied to these problems to provide a benchmark for 24 the Modular Map approach. 25 26 Human face recognition is an ill-defined problem that 27 is difficult to tackle using conventional computing techniques but has aspects that make it amenable to 28 29 solution by neural network systems. There are many 30 approaches to the face recognition problem that have 31 been attempted over the years utilising a range of techniques including statistical and genetic algorithm 32 approaches. However, the aim here is to assess Modular 33 Maps as an alternative to the traditional SOM. 34 35 Consequently, comparisons are only made between the SOM

and Modular Map solutions.

WO 00/45333 PCT/GB00/00277.

81

As the SOM is the basis for the Modular Map design, the 1 classification and clustering of the two systems are further compared in the application domain of ground 3 anchorage integrity testing (GRANIT). This is also an 4 application that is difficult to tackle using 5 6 conventional computing techniques, but its ill-defined 7 nature and high noise levels make it a suitable application for a neural network solution. The 8 application is currently being developed at the 9 University of Aberdeen to provide an easy to use 10 mechanism to replace the current conventional test 11 12 procedures used within the civil engineering industry which are time consuming, expensive and often 13 destructive. 14

15 16

Human Face Recognition

17 18 19

20

21

22

23 24

25

26 27

28

29

30

31

32

33

34 35

36

Human face recognition is generally regarded as a very difficult task for computing systems to undertake. There are databases containing face images available via the Internet, e.g. the Olivetti web site but, like many Internet resources, there is no standardisation from one site to another. Consequently, it is difficult to obtain a data set of face images in a usable format containing sufficient variations and instances of each face to enable training of ANN systems. However, at the University of Aberdeen, Dr Ian Craw of the Department of Mathematics has been working in the field of face recognition for some time and has built several face databases. Access to some of this data was arranged, along with permission to use it as part of the evaluation of Modular Map systems, which avoided the problems of loading large data files from the Internet.

82

The data base used for evaluation of Modular Maps was 1 derived from photographs of human faces taken by a 2 colour CCD camera connected to a framegrabber which 3 digitised colour at a resolution of 576 x 768 pixels. 4 A total database of 378 images made up from 14 5 photographs of 27 different subjects was created in 6 this way. The photographs were taken over a period of 7 weeks with varying intervals between shots using 8 differing lighting conditions and a variety of 9 orientations of the subject. Fig. 18 shows a typical 10 example of the types of images used in greyscale. 11 Excessive variation was avoided to prevent potential 12 matches based on condition rather than subject. None 13 of the photographs included faces with glasses or 14 beards but the clothing worn by subjects changed 15 throughout their series of photographs. 16 17 The background of the photographs was eliminated to 18 leave images of 128 x 128 pixels, but the hair which is 19 not invariant over time was left in the picture. 20 Thirty-four landmarks were then found manually for each 21 image to create a face model. The images are then 22 scaled ('morphed') to minimise the error between 23 landmark positions for individual images and a 24 reference face; the reference face being used here is 25 the average of the ensemble of faces. This process 26 normalises the images for inter-ocular distance and 27 ocular location (i.e. the faces are scaled and 28 translated to put the centre of both eyes in the same 29 X,Y location for all images). This normalisation 30 process removes the effects of different camera 31 🦠 locations and face orientations and offers an 32 alternative to positioning subjects carefully before 33 images are acquired. The average image is calculated 34 from the whole database and, in addition to being used 35 as detailed above, is subtracted from each image 36

83

resulting in a face subspace of n-1, where n was the 1 original dimensionality of the images. 2 3 Principal Component Analysis (PCA) may then be 4 performed separately on the shape-free face images and 5 6 the shape vectors consisting of the X,Y location of the 7 points on the original face image. The data used for the evaluations used the shape-free face images. 8 normalised images were considered as raster vectors and 9 subjected to PCA where the eigenvalues and unit 10 yeigenvectors (eigenfaces of 99 elements) of the image 11 12 cross-correlation matrix were obtained. PCA has the effect of reducing the dimensionality of the data by 13 "transforming to a new set of variables (principal 14 components) which are uncorrelated, and which are 15 ordered so that the first few components retain most of 16 the variation present in all of the original 17 variables". While PCA is a standard statistical 18 technique for reducing the dimensionality of data and 19 attempting to preserve as much of the original 20 21 information as possible it is difficult to give meaningful labels to individual components. 22 23 24 Hancock and Burton have investigated principal component representations of faces and suggest several 25 correlations with PCA components of shape vectors and 26 face features such as head size, nodding and shaking of 27 the head and variations in face shape. However, little 28 29 is suggested about the correlations between PCA components derived from the shape-free vectors and face 30 31 features. It appears that individual PCA components derived from shape free face images do not normally 32 correlate directly to individual face features, but the 33 first two components of the eigenface are believed to 34 be associated with the size of the face and lighting 35

conditions. It is because of the application that

84

these eigenvectors are often referred to as eigenfaces. 1 2 It was these eigenfaces that were made available for 3 the Modular Map investigation. In ANN terms this 4 database contained a very limited dataset and, normally many more than 14 instances of a class would be used to 6 train a network. However, this still offered an 7 improvement over other sources such as the Olivetti 8 data base which only had 10 instances of each face. To 9 facilitate both training and testing of ANN systems 10 nine eigenfaces for each subject were used to train a 11 network and the other five were used to test its 12 classification. The test set was selected across the 13 range of orientation and lighting conditions so that 14 the training set would also cover the whole range of 15

16 17 18

19

20

21

22

23

24

25

26

27

28

29

30

31

32

33

34

conditions.

The eigenface data consisted of double precision floating point values between minus one and plus one but Modular Maps only accept eight bit inputs. Consequently, the face data needed to be converted to suitable eight bit values before it could be used with Modular Map systems. This was achieved using some utility programs developed for use with Modular Map This software was able to offset data values so that all values were positive, scale the data to cover the range 0 to 255 and convert it to integer (8 bit) values. The effects of this data manipulation do not change the relationships between vector elements as the same scaling and offset are applied to each element but, rounding does occur during the conversion process. It is also perhaps noteworthy that all data used in the training and testing of a network should use the same scaling factor and offset values to maintain its integrity.

85

To facilitate the training and testing of neural 2 networks the eigenface data was split into nine 3 training vectors and five test vectors for each face. To ensure that the networks were trained on the whole 4 range of possible orientations and lighting conditions 5 6 the first two and last two vectors in a class were 7 always used for training. The rest of the data was selected as training vectors and test vectors 8 alternately such that on one simulation eigenfaces 1, 9 2, 4, 6, 8, 10, 12, 13 and 14 were used to train the 10 11 network while eigenfaces 3, 5, 7, 9 and 11 were used to test the network. The next simulation would then use 12 13 eigenfaces 1, 2, 3, 5, 7, 9, 11, 13 and 14 to train the network and eigenfaces 4, 6, 8, 10 and 12 to test the 14 network etc. 15 16 17 Using Kohonen's Self Organising Map to Classify Face 18 19 Data 20 Simulations using Kohonen's Self Organising Map (SOM) 21 22 were carried out to provide a benchmark for the Modular Map evaluation. The first of these simulations used 23 the original double precision floating point data and a 24 25 64 neuron SOM, but the majority of vectors caused the 26 activation of the same neuron. Investigation found that the problem was that the original data set 27 28 actually covered a smaller range than had been expected 29 and required excessive precision with regard to the ANN processes. Rather than the data covering the whole 30 31 range between minus one and plus one, most vector elements had a maximum variance of less than 0.1 over 32 the entire data set and the maximum variance found for 33 any element was less than 0.7. Consequently, it was 34 35 possible to have vectors originating from different 36 faces with a Euclidean distance much less than one.

WO 00/45333 PCT/GB00/00277_

86

The SOM implementation used double precision values 1 but, rounding errors within the mechanism resulted in 2 problems with the original data set. 3 5 Due to the problems encountered with the original 6 eigenfaces, the data was scaled to cover the range 7 between 0 and 255 but, using floating point values 8 rather than the 8 bit data required for Modular Maps. When the 135 test vectors were presented to the network 9 10 this approach proved to offer much better results but, 11 high classification error rates of 40% were still encountered (i.e. of the 135 test vectors presented to 12 the network after training, only 81 (60%) were 13 correctly identified). The reason for this poor 14 performance was that each class of data caused the 15 activation of several neurons and there were simply not 16 17 enough neurons in the network for all activation 18 regions to be distinct (i.e. a larger network was 19 required). Fig. 19a is an example activation region for a modular map and Fig. 19b is an example activation 20 21 map for a SOM. When the same data was used with a SOM 22 network of 256 neurons the error rate dropped to 6%. When simulations were run using a quantised version of 23 24 the data set (i.e. using integer values) the results 25 were found to be identical thereby suggesting that the 26 rounding errors within the data introduced by the 27 quantisation process were not significant (see the error rate table (table 1 below). 28

ANN type	Configuration Details	% Error
SOM	64 Neurons Floating point data (99 element vectors)	40 ± 12
SOM	64 Neurons Integer data (99 element vectors)	40 ±12
SOM	256 Neurons Floating point data (99 element vectors)	6 ± 1
SOM	256 Neurons Integer data (99 element vectors) .	6 ± 1
SOM	1024 Neurons Floating point data (99 element vectors)	6±1
SOM	256 Neurons Floating point data Using overlap data (127 element vectors)	7±1
Modular Map	Nine Module Hierarchy 7 with 13 inputs 1 with 8 inputs Output = 64 Neurons (configuration 1)	19±3
Modular Map	Seven Module Hierarchy 6 with 16 inputs Output = 64 Neurons (configuration 2)	18 <u>+</u> 3
Modular Map	Nine Module Hierarchy Using overlap data 7 with 16 inputs, I with 15 inputs Output = 64 Neurons (configuration 3)	11: 2
Modular Map	Nine Module Hierarchy Using overap data 7 with 16 inputs, I with 15 inputs Output = 256 Neurons (configuration 4)	4 ± 1

Table 1 Summary Classification Error Rate Table.

Figures quoted are mean classification errors

with standard deviation. All figures are

quoted to the nearest integer value.

88

1 2

Using Modular Maps to Classify Face Data

3

5

6

7

8 9

10

11

12

13

14

15

16

17 18

19

20

Modular Maps can be combined in different ways and use different data partitioning strategies. Four separate Modular Map configurations are used to outline the effects of using different approaches. The first approach to Modular Map solution of the eigenface classification problem presented is intended more as a 'how not to do' approach. This combination of modules, configuration 1, utilises nine Modular Map networks each with 64 neurons (see Fig. 20). The topology of the system is hierarchical with eight modules at the base of the hierarchy (the input layer I) and one at the output level (output layer O). The data was partitioned so that seven modules each had 13 inputs and one module had 8 inputs. This data partitioning strategy may result in poor classification because a module will give better results when the whole of the reference vector is utilised (i.e. when all 16 inputs are used).

21 22 23

24

25

26

27

28

The results from simulations using configuration 1 (Fig. 20) showed poor classification of the face data with an average classification error of 19% from the output module. It can also be seen from table 2 below that the error rate for module 7, which only has eight inputs as opposed to the 13 used by all other networks at that level, are much higher than all other networks.

29 30 31

32

33

34

35

36

A factor contributing to this is that module 7 has much fewer inputs, which will naturally lead to poorer performance but, it should also be noted that there is a general trend of classification errors from modules at the base of the hierarchy which correlates to the importance of the elements of the eigenvectors (i.e.

1 the first few PCA elements have most of the variation).

2 However, the small number of vector elements used is

3 the most prominent factor contributing to poor

4 performance and this is highlighted by the results of

5 configuration 2 (Fig. 21) which show considerably

6 better classification results for most modules at the

base of the hierarchy when all 16 inputs are used.

Module	No of Inputs	% Error
0	. 13	20
1	13	22
2	13	21
3	13	21
4	13	28
5	13	29
6	13	29
7	8	39
8	16	19

Table 2 : Error Rate Table for Configuration 1 (Fig. 20)

21 20

 The second Modular Map configuration (configuration 2 shown in Fig. 21) used only seven modules in total; six on the input layer I of the hierarchy and one at the output layer O. The data was partitioned so that all modules at the base of the hierarchy had sixteen inputs, which gives a total of 96 input vector elements as opposed to the 99 in the original eigenfaces; the final three elements of the eigenfaces being the least significant ones and therefore omitted.

WO 00/45333 PCT/GB00/00277...

90

The results from this series of simulations showed an 1 improved classification but, only an increase of 1% on 2 the previous error rates for the output module were 3 achieved (table 3 below). The overall performance 4 increase is due in part to the fact that the output 5 module is now only using 12 out of the 16 possible 6 inputs. However, most modules had reduced error rates 7 compared to the previous series of simulations and all 8 modules had better classification rates than had been 9 experienced for module 7 in configuration 1 (Fig. 20). 10 An additional two modules could be added to the base of 11 the hierarchy so that the output module would be using 12 all of its inputs. One possible approach would be to 13 simply present the first 16 elements of the eigenfaces 14 This type of approach is normally to two modules. 15 referred to as an ensemble and has been found to 16 improve classification. There are no known 17 dependencies between vector elements of the eigenfaces 18 and there is no direct correlation between individual 19 elements and particular face features so the data 20 overlap approach was used to spread the data being used 21 for two inputs across the whole vector rather than 22 relying solely on any one block of 16 elements. 23 24

٠.

WO 00/45333 PCT/GB00/00277.

Module	No of Inputs	% Error
0	16	21
ı	16	20
2	16	21
3	16	22
4	ູ16	25
5	16	25
6	16	28
7	14	18

Table 3 : Error Rate Table for Configuration 2 (Fig. 21)

Utilising all inputs for modules at the base of the hierarchy improves classification. To maximise on this and the number of inputs to the next layer of the hierarchy, some of the input vector elements can be fed to more than one module. This 'data overlap' technique is where the data is split into groups of 16 element inputs, but the last few elements of one input vector are also used as inputs for the next module. This was accomplished by feeding vector elements 0 to 15 to module 0 and, elements 12 to 27 to module 1 etc. so that there was effectively an overlap of four vector elements between modules. In this way modules 0 to 6 all had 16 inputs but, module 7 only had 15 because when using the original 99 element vectors this was the closest to maximum input usage that could be achieved without using different strategies for different modules. This approach was chosen because it enables most modules at the base of the hierarchy to have 16 inputs and therefore helps to maximise the limited

WO 00/45333 PCT/GB00/00277.

1 amount of training data.

As with the first configuration, a total of nine modules all with 64 neurons were used and were connected together in a hierarchical manner as shown in Fig. 22. The simulations carried out using this 'data overlap' approach showed a significant improvement over configurations 1 and 2 (Figs 20 and 21) because the classification error from the output module had been reduced to 11%. However, the classification errors for modules at the base of the hierarchy did not show any significant statistical difference to those found with configuration 2 (Fig. 21) (compare table 3 and table 4 below). This suggests that the improvement in classification is not due to the particular partitioning strategy used, but to the fact that more

18
19
20
21
22
23
24
25
26
27

Module	No of Inputs	% Error
0	16	21
1	16	20
2	16	19
3	16	21
4	16	24
5	16	24
6	16	26
7	15	28
8	· 16	11

29 Table 4 : Error Rate Table for Configuration 3 (Fig.

inputs to the hierarchy were used.

30 22)

93

From the simulations performed using the SOM it was 1 noted that the activation regions for the face data 2 were such that a 256 neuron SOM was required to 3 classify the data with reasonable accuracy. 4 simulations carried out using Modular Maps for this 5 data found that fewer neurons were active on the output 7 module of a Modular Map hierarchy than for the SOM. This occurs because of the data compression being 8 performed by successive layers in the hierarchy and 9 results in a situation where fewer neurons are required 10 in the output network of a hierarchy of Modular Maps 11 12 than are required by a single SOM for the same problem. However, when only a two layer hierarchy is being used 13 the compression is not sufficient for a 256 neuron 14 module to be replaced by a 64 neuron module. 15 16 addition, Modular Maps can be combined both laterally 17 and hierarchically to provide the architecture suitable for numerous applications. 18 19 20 Configuration 4 (Fig. 23) has 256 neurons at the output layer O of a Modular Map hierarchy but all other 21 modules in the system were still maintained at 64 22 23 neurons. To create an array of 256 neurons, four Modular Maps are connected together in a lateral 24 25 configuration and because modules connected in this way 26 act as though they were a single Modular Map they can 27 then be further combined to create hierarchies 28 containing different sized networks. 29 30 For these simulations the input data and the eight base 31 modules were identical to those detailed for configuration 3 (Fig. 22); the only change was to the 32 size of the output module. The results of these 33 simulations showed that the classification error at the 34 output of the hierarchy had been reduced to 4% (the 35 36 results from layer one being identical to those for

PCT/GB00/00271... WO 00/45333

94

configuration 3) which offered an improvement over all 1 previous simulations, including the ones using the 2 standard Kohonen network. 3 4 5 ANN Classification of Faces 6 7 The hardware required to provide the Modular Map 8 solution for this face recognition problem would 9 comprise 12 modules which could be implemented on 10 twelve VLSI devices. The SOM solution, however, would 11 require a network of 256 neurons, each capable of using 12 reference vectors of 99 elements. The digital hardware 13 requirements for a parallel implementation of such a 14 SOM would not fit onto a single VLSI device and would 15 require wafer scale integration for a monolithic 16 implementation. Even when attempting to implement this 17 SOM on several separate devices there are no known 18 systems with a comparable level of parallelism to the 19 Modular Map solution outside the realms of 20 neuro-computers and super-computers. There are, of 21 course, many other ways of implementing a SOM of this 22 size, e.g. transputer systolic array, but at present 23 the difficulties of implementing this comparatively 24 small SOM network on a single device in digital 25 hardware have been sufficient to prevent its 26 occurrence. 27 The results of these simulations show that Modular Maps 29 can be combined in a hierarchical and/or lateral 30

28

31

32

33

34

35

36

configuration to good effect. It was also shown that to maximise the classification potential of Modular Map hierarchies all inputs to modules should be used. There are a variety of possible approaches to maximising inputs and in this case a 'data overlap' approach was used to maximise the limited training data

PCT/GB00/00277 WO 00/45333

95

available and thereby improve classification results. 1 2 It was also found that the Modular Map approach to 3 classification of this face data offers slightly better classification than the traditional SOM (see the 5 summary error rates table 1). In addition, the clustering on the surface of output modules was 7 improved over that found on the SOM as can be seen from the activation maps presented in appendix A. When 9 using a Modular Map hierarchy in configuration 4 (Fig. 10 23) the output module averaged 147 inactive neurons 11 compared to 106 for the 256 neuron SOM, the reason 12 being that the number of neurons active for individual 13 classes is reduced (i.e. tighter clustering is found on 14 the surface of the map). The clustering produced by 15 the Modular Map systems is similar to that of the SOM, 16 but was generally better defined. This can be seen 17 when comparing the neural activations created by the 18 same single class for the two systems, an example of 19 which is presented in Figs 19a and 19b. This example 20 corresponds to the activations for data class 3 in 21 appendix A. These differences are due to the different 22 architectures of the two systems. The SOM will only 23 have a single reference vector (containing 99 elements 24 in this case) while a Modular Map hierarchy results in 25 reference vectors for the output neurons being 26 constructed from a number of reference vectors from 27 lower levels in the hierarchy (effectively providing 28 127 elements here). Because the reference vectors of 29 the output layer of a Modular Map hierarchy are 30 constructed from several lower level reference vectors 31 it is possible to represent complex regions of the 32 feature space with few neurons at the output. 33 34 The Modular Map solution to the face recognition 35 problem requires more neurons than does the SOM

96

solution, but the RISC neurons used by Modular Maps are 1 much simpler which will result in a much reduced 2 resource requirement when implemented in hardware as 3 intended. It is the architecture of the Modular Map 4 approach that has resulted in better classification 5 rather than the number of neurons. This is emphasised 6 by the failure of the SOM to improve over the 7 previously stated classification results when network 8 size is increased beyond 256 neurons. When a SOM 9 containing 1024 neurons was trained on the same data 10 detailed above for the face recognition problem, the 11 classification of this data still resulted in a 6% 12 error for the test data. Simulations were also carried 13 out to check that the 'data overlap' approached used 14 for the Modular Map hierarchy shown in configuration 4 15 (Fig. 23) was not giving the Modular Map solution an 16 unfair advantage. These simulations used the same data 17 as had been used for the Modular Map configuration 18 except that the separate input vectors for modules were 19 joined together to form 127 element vectors (i.e. 7 x 20 16 + 1 x 15 vector elements). When a 256 neuron SOM 21 was trained using these 127 element vectors equivalent 22 to the 'data overlap' used for configuration 4 (Fig. 23 23), the classification results did not improve, but 24 resulted in an additional 1% error compared to 25 simulations using the 99 element vectors, i.e. 26 classification error was 7% (see the summary error 27 table 1). 28 29 In addition, the eigenface data used in the above face 30 recognition were derived using Principal Component 31 Analysis (PCA) which reduced the dimensionality of the 32 original pictures by transforming the original 33 variables into a new set of variables (the principal 34 components) in a way that retains most of the variation 35 present in the original data. The principal components 36

1	are ordered so that the first few dimensions retain
2	most of the variation present in all of the original
3	variables. The data presented to the modular map array
4	maintained this order such that module 0 in a hierarchy
5	had the first few dimensions and the highest indexed
6 ·	module on the lowest level had the last few dimensions
7	etc. While the error rates of modules on the lowest
8	layer in a hierarchy do not show a monotonic increase
9	in error rate with increasing index, the general trend
LO	shows that error rates increase as the PCA components
L1	show decreasing variance.
12	
L3	When combining Modular Maps in hierarchical
L 4	configurations, the error rates at the output network
L5	were less than those found for any modules at lower
L 6	levels in the hierarchy (see tables 2, 3 and 4). Both
17	classification and clustering improve moving up through
18	subsequent layers in a Modular Map hierarchy as though
19	higher layers in the hierarchy were performing some
20	higher level functionality.
21	
22	
23	Ground Anchorage Integrity Testing
24	(073,777)
25	The Ground Anchorage Integrity Testing System (GRANIT)
26	is being developed as a joint project between the
27	Universities of Aberdeen and Bradford in collaboration
28	with AMEC Civil Engineering Ltd. This work is built on
29	the research of Prof. A.A. Rodger and Prof. G.S.
30	Littlejohn into the effects of close proximity blasting
31	to rock bolt behaviour.
32	
33	As part of this development process, field trials were
34	carried out at the Adlington site of AMEC Civil
35	Engineering Ltd. Two test ground anchorages were
36	installed by AMEC Civil Engineering Ltd for the purpose

98

The analysis pertains to a single 1 of these trials. strand anchor which has a diameter of 15.2mm, a total 2 length of 10m and a bond length of 2m. The drilling records for this anchorage show that the soil composition was weathered sandstone between 5m and 5.8m 5 with strong sandstone between 5.8m and 9.95m. Using a 6 pneumatic impact device to apply an impulse vibration 7 was initiated within the anchorage system. 8 accelerometer affixed to the anchorage strand was then 9 used to detect vibrations within the system. 10 11 The accelerometer output was fed, via a charge 12 amplifier, to a notebook PC where the signals were 13 sampled at 40 kSamples/Sec by a National Instruments 14 DAQ 700 data acquisition card controlled by the GRANIT 15 software developed at the University of Aberdeen. 16 software was developed using National Instruments 17 LabWindows/CVI and the C programming language. 18 intricacies of data sampling and signal pre-processing 19 are handled by the DAQ 700 software and Labwindows. 20 However, laboratory tests using known signals were 21 22 carried out to check that signals were being captured and processed as expected and no problems were 23 24 identified. 25 Data was gathered for five pre-stress levels of the 26 ground anchorage system; four of these levels were 27 known to be 10kN, 20kN, 30kN and 40kN values, while the 28 29 fifth level was initially unknown and used as a blind test to evaluate the potential predictive capacity of 30 the GRANIT system. After results of the data analysis 31 were presented to AMEC Civil Engineering the pre-stress 32 value of the anchorage when the blind data were 33 generated was revealed to be approximately 18 kN. 34 Fifty (50) waveforms containing 512 samples were taken 35 36 at each level. Throughout this evaluation process the

PCT/GB00/00277 WO 00/45333

99

blind test data were used only as a check; they were 1 not taken into account when determining statistics of the main data set etc. 3 4 The time domain signals generated by the ground 5 anchorage approximate a damped impulse response (see 6 Figs 24a to 24e) and the envelope of these signals 7 often provides an indication of the pre-stress level of 8 the anchorage. Figs 24a to 24e show the average time 9 domain signals for the 10kN, 20kN, 30kN, 40kN and blind 10 tests respectively. However, the power spectra of 11 these signals provides a better insight into varying 12 pre-stress levels, and offers a significant compression 13 of the data by transforming the original 512 14 dimensional time domain signals into their frequency 15 components which, in this instance, resulted in 64 16 components. A 5th order Butterworth low pass filter 17 with a threshold of 5kHz was used to remove unwanted 18 high frequency components. The power spectrum of these 19 signals provides the average frequency components over 20 the entire signal and shows that power spectra vary for 21 varying pre-stress levels in the ground anchorage. 22 Manual comparison of the power spectra can be 23 difficult, but can be used to provide an approximation 24 of pre-stress levels (see Figs 25a to 25e). Figs 25a 25 to 25e show the average power spectrum for the 10kN, 26 20kN, 30kN, 40kN and blind tests respectively. 27 Analysis utilising wavelet transforms could be used to 28 provide a more detailed time-frequency analysis but the 29 power spectra data offers considerable compression over 30 the original input data and provided sufficient 31 32 information for this analysis. 33 34 Classification of Ground Anchorage Pre-Stress Levels 35

Using the Self-Organising Map 36

100

A 64 neuron SOM was trained using the 64 dimensional 1 2 power spectra derived from response signals of the 3 ground anchorage generated at known pre-stress levels. The activation map was then derived after training was 4 complete by feeding test data to the network and noting 5 which neuron was active for which class of data. 6 However, this labelling process can be time consuming when carried out manually so a small utility program 8 was developed which takes the output from the network 9 and calculates the activation map automatically by 10 correlating the original class of inputs with the 11 resultant neuron activation. Once the activations on 12 the surface of the map had been determined, the blind 13 data set was fed to the SOM and the resultant 14 activations were recorded and can be seen in Fig. 26. 15 All 50 samples gathered during the blind field test 16 17 caused the activation of neurons associated with the 20kN data class. 18 The grouping of activations (clustering) on the surface 20 21

19

22

23

24

25

26

27 28

29

30

31

32

33 34

35

36

of the SOM does not show a gradual transition from low to high pre-stress levels moving across the surface of the map (see Fig. 26). However, in most cases, there is a clear distinction between activations for different pre-stress levels, with very few neurons being active for two or more pre-stress values. are regions of activation on the surface of the map that can be assigned to known pre-stress values of the anchorage but no individual pre-stress level has a single distinctive cluster of activations. several reasons for this, one of which is that data sets were not as consistent as would have been desired, especially the 30 and 40 kN cases. One factor that is responsible for these inconsistencies is that the impact applied to the anchorage varied slightly throughout the testing period. However, the activation

101

map created from this data (Fig. 26) shows that the 1 active neurons for the blind data set correspond to neurons which were active for the 20kN data set. Consequently, it can be stated that the closest matching pre-stress value to the blind data set is 20 5 kN. 6 7 8 Classification of Ground Anchorage Pre-Stress Levels 9 Using Modular Maps 10 11 A simple Modular Map configuration was used with the 12 ground anchorage data detailed above to show that 13 Modular Map hierarchies give improvements in 14 classification and clustering moving up the hierarchy. 15 A total of five modules were employed in a hierarchical 16 configuration as shown in Fig. 27. As the data 17 consisted of 64 dimensional vectors, each of the 18 original vectors were partitioned into four separate 19 vectors of 16 elements. The data were also scaled and 20 quantised to fulfil the input requirements of Modular 21 Maps but, in order to keep the configuration as simple 22 as possible no attempts were made to create an optimal 23 solution to the ground anchorage integrity testing 24 problem and no data overlapping was used. 25 26 When the Modular Map system was trained on the same 27 power spectra data of ground anchorage response signals 28 as the SOM (see Figs 25a to 25e), the resultant 29 activation maps for modules at the base of the 30 hierarchy show poor classification and clustering of 31 the blind data set (see Figs 28 to 31). The unknown 32 pre-stress value could not be determined correctly from 33 any individual one of these activation maps and, it is 34 also unlikely that it could be identified by manual 35 inspection of any combination of lower level maps. 36

102

However, all 50 samples of the blind test data set caused the activation of neurons associated with the 2 20kN data on the output module of the hierarchy, as had occurred with the SOM (see Fig. 32) showing that 4 classification does indeed improve moving up through a 5 modular map hierarchy. 6 7 In addition, identification of each data class required 8 fewer neurons in the output module of the hierarchy 9 than had been required for the SOM. Instead of the 10 three neurons that were active for the 20kN data on the 11 SOM (see Fig. 26). This class of data only resulted in 12 two active neurons for the Modular Map. As the Modular 13 Map system had fewer active neurons for each data class 14 than did the SOM, there were 24 inactive neurons and, 15 consequently, a 40 neuron module could have been used 16 in place of the 64 neuron module. This effect was also 17 found to increase as the depth of hierarchy increases 18 such that the disparity between the number of neurons 19 required by the SOM and the output module of a 20 hierarchy increases with increasing depth of hierarchy. 21 There are still similarities between the activations 22 formed by the SOM and Modular Map for this data, with 23 each class accounting for approximately the same 24 percentage of activations for both systems, suggesting 25 that the essential features of the data have been 26 maintained. Overall the Modular Map also has fewer 27 clusters (regions of activation) per class, than does 28 the SOM, thereby reducing the disjoint nature of 29 activation sets. For example, on the SOM the 30kN case 30 has three separate clusters and the 40 kN case has four 31 separate clusters but, the Modular Map has two and 32 three clusters for this data respectively. 33

34 35 36

The Modular Map approach to face recognition results in

103

a hierarchical modular architecture which utilises a 1 'data overlap' approach to data partitioning. 2 3 compared to the SOM solution for the face recognition 4 problem, Modular Maps offer better classification This improvement in classification is achieved because a modular architecture is used. 6 7 Modular Maps provide the basic building block for modular architectures and can be combined both 8 laterally and hierarchically to good effect as has been 9 shown. 10 11 When hierarchical configurations of Modular Maps are 12 created the classification at the output layer offers 13 an improvement over that of the SOM because the 14 clusters of activations are more compact and better 15 defined for modular hierarchies. This clustering and 16 17 classification improves moving up through successive layers in a modular hierarchy such that higher layers, 18 i.e. layers closer to the output, effectively perform 19 20 higher, or more complex, functionality. 21 Application solutions using a modular approach based on 22 the Modular Map will result in more neurons being used 23 24 than would be required for the standard SOM. the RISC neurons used by Modular Maps require 25 considerably less resources than the more complex 26 neurons used by the SOM. The Modular Map approach is 27 28 also scaleable such that arbitrary sized networks can 29 be created whereas many factors impose limitations on the size of monolithic neural networks. In addition, 30 as the number of neurons in a modular hierarchy 31 increases, so does the parallelism of the system such 32 33 that an increase in workload is met by an increase in 34 resources to do the work. Consequently, network training time will be kept to a minimum and this will 35 be less than would be required by the equivalent SOM 36

WO 00/45333 PCT/GB00/00277.

ı	solution, with the savings in training time for the
2	Modular Map increasing with increasing workload.
3	
4	Modifications and improvements may be made to the
5	foregoing without departing from the scope of the
6	present invention. Although the above description
7	describes the preferred forms of the invention as
8	implemented in special hardware, the invention is not
9	limited to such forms. The modular map and
10	hierarchical structure can equally be implemented in
11	software, as by a software emulation of the circuits
12	described above.

Appendix A

Sample Activation Maps

The activation maps presented in this appendix were derived from the application of human face recognition detailed in chapter 7. This application had 27 separate classes, i.e. there were pictures of 27 humans. Each square on the activation map represents a single neuron. When a neuron has activations for a particular class, the class number is denoted. Where no class number is denoted the neuron is not associated with any class, i.e. it has no activations.

4			15	15	15	11	16	16						13	13
4	4		15			11	11	16					13	13	13
4	6	6					23	23	10	10			13		
4		6	6					23		10	10		12		21
	6	6		9	9	9		23	10		12		12	21	21
5		19	19		·	9			2	2		12			21
5	5	5		19	25		25		2					21	21
20	20					25		12	12	2	2	7	7	7	
1	18		18			15			12				7	26	
1	1	18		18	18	15		14	14		14			26	
27	27	1	1	18		15		14	14	14	14		26		19
27	27	18	18	16	16	11						26	26		19
20	22	22	22	16			11		17				26	19	24
20		22	3		11	11		17				8			24
		9		3				17	17	8		8	7	7	24
9	9	9		3	3	3	17	17			8	8	7		24


Figure A.1: Example activation map for a 256 neuron SOM trained on eigenface data

							21		21	П	1	4	4		
24			3						21				-	-+	
			3	3				21			4	4	_	_	
						7		7			4				
26				11			7		7						6
	26		11		11		17	17			8			\Box	6
19	26	26		12		13	13		17			8		6	
19			14	12	13	13		17			8			6	6
		14	14			13		17		12					
		14	14						12		12	15			
	22	22	22					5	5	5	15	15			
								11		5		15			
1			25	27	27	27	27		11			2	20		
1			25	9			19	23			2	2	2	20	20
	1	1	18		9		19	23	23				2	20	
	†	18	+	┼──	9	9		16		23	10	10			
	18	+	18	┼				16	16		10	10	10		

Figure A.2: Example activation map for a Modular Map Hierarchy (Configuration 4) trained on eigenface data

PCT/GB00/00277

1/16



SUBSTITUTE SHEET (RULE 26)

PCT/GB00/00277.

2/16




Fig. 4a




Fig. 4b




Fig. 4c

PCT/GB00/00277

3/16




Fig. 5




Fig. 6

PCT/GB00/00277.

4/16




Fig. 7





Fig. 8

5/16







Fig.10

PCT/GB00/00277


62



SUBSTITUTE SHEET (RULE 26)

PCT/GB00/00277

7/16



SUBSTITUTE SHEET (RULE 26)

PCT/GB00/00277_

8/16





Fig. 11b

PCT/GB00/00277_

9/16









Fig. 14


PCT/GB00/00277_







PCT/GB00/00277

















SUBSTITUTE SHEET (RULE 26)

PCT/GB00/00277

14/16






Fig. 26



SUBSTITUTE SHEET (RULE 26)

16/16



SUBSTITUTE SHEET (RULE 26)